



V551, V555



NEPTUNE INTERFACE

- OSCO ↔ OSCO
- TCXO ↔ TCXO
- RF\_CS ↔ RF\_CS
- RF\_DATA ↔ RF\_DATA
- RF\_CLK ↔ RF\_CLK
- MS ↔ MS
- MDI ↔ MDI
- MCLK ↔ MCLK
- FSR ↔ FSR
- DRI ↔ DRI
- CLKR ↔ CLKR
- ENR ↔ ENR
- RX\_ANT\_EN ↔ RX\_ANT\_EN
- TX\_START ↔ TX\_START
- OSCM ↔ OSCM
- OSCOM ↔ OSCOM
- BB\_IO\_REG ↔ BB\_IO\_REG


26MHz Clock for Neptune





REVISIONS

Revision	Description	Date
2004.09.21	Service Engineering & Optimization	2004.09.21
Rev. 1.0	Level 3 Schematics	Rev. 1.0
	V551, V555	
	Alexander Buehler, Michael Mauderer	Page 1 of 6

V551, V555










REVISIONS	
Service Engineering & Optimization	2004.09.21
Level 3 Schematics	Rev. 1.0
V551, V555	
Alexander Buchler, Michael Mauderer	Page 4 of 6







REVISIONS		
Service Engineering & Optimization	2004.09.21	
Level 3 Schematics	Rev. 1.0	
V551, V555		
Alexander Buchler, Michael Mauderer	Page 6 of 6	