

Mainboard Signals

\$NETS	FROM	TO	DESCRIPTION
ABB_IRQ;	U1	U2	Analog BaseBand interrupt
ADAPTER_IN;	U1	U45	ADPATER PLUG IN signal
ADIN_1;	PR56	U2	Analog to Digital input of Main Battery
ADIN_3;	PC70	U2	Analog to Digital input of charger type select
ADIN_4;	U10	U2	Temperature sensor output and VCO test
AFC;	U2	Y1	Automatic Frequency Control
APC;	U2	U9	Automatic Power Control
AUDIO_IN	U55	JP15	CE bus audio in signal
AUDIO_OUT	U55	JP15	CE bus audio out signal
AUDIOSW_EN;	U71	U55	Headset audio switch enable
AUXI;	JP15	U2	AUX audio in
AUXO;	U2	JP15	AUX audio out
BATT_FDBK;	PD5	PD6 , JP15	Battery Feedback
BDR;	U2	U1	Baseband serial port receive data
BDX;	U1	U2	Baseband serial port transmit data
BFSR;	U2	U1	Baseband serial port receive frame synchronization
BFSX;	U1	U2	Baseband serial port transmit frame synchronization
BT_PA_ON_OR_RX;	U57	U61	BT power amplifier turn on signal
BT_PRI_DATA;	U57	U61	BT priority data signal
BT_RF_SD;	U61	U57	BT RF sutdown signal
CAM_DATA0;	JP8	U1	CAMERA DATABUS BIT 0
CAM_DATA1;	JP8	U1	CAMERA DATABUS BIT 1
CAM_DATA2;	JP8	U1	CAMERA DATABUS BIT 2
CAM_DATA3;	JP8	U1	CAMERA DATABUS BIT 3
CAM_DATA4;	JP8	U1	CAMERA DATABUS BIT 4

Mainboard Signals

CAM_DATA5;	JP8	U1	CAMERA DATABUS BIT 5
CAM_DATA6;	JP8	U1	CAMERA DATABUS BIT 6
CAM_DATA7;	JP8	U1	CAMERA DATABUS BIT 7
CAM_EXCLK;	U1	U54	Camera external clock
CAM_EXTCLK;	U54	JP8	Camera external clock
CAM_HS;	JP8	U1	CAMERA Horizontal Sync signal
CAM_LCLK;	JP8	U1	CAMERA Image data latch clock
CAM_VS;	JP8	U1	CAMERA Vertical Sync signal
CDO;	U2	U1	I2S serial port receive data
CHARGE_DOWN;	U1	JP18	S/W control the charge full signal
CLK13M;	U1	U2	CLOCK 13MHZ
CLK32K;	U1	U2 , U61 , U57	CLOCK 32KHZ
COVER_SW1;	JP18	U1	Flip cover switch1
COVER_SW2;	JP18	U1	Flip cover switch2
CSCLK;	U2	U1	I2S serial port clock
CSYNC;	U2	U1	I2S serial port frame synchronization
DUMB_SEL0;	JP15	U55	CE bus Dumb selection
DUMB_SEL1;	JP15	U55	CE bus Dumb selection
DUMB_SEL2;	JP15	U55	CE bus Dumb selection
EARN;	U2	L29	Earphone amplifier output (-)
EARP;	U2	L28	Earphone amplifier output (+)
FADD1;	U1	JP11 , U61 , U56	EMIFS ADDRESSBUS BIT 1
FADD10;	U1	U61	EMIFS ADDRESSBUS BIT 10
FADD11;	U1	U61	EMIFS ADDRESSBUS BIT 11
FADD2;	U1	JP11 , U61 , U56	EMIFS ADDRESSBUS BIT 2
FADD25;	U1	JP11	EMIFS ADDRESSBUS BIT 25

Mainboard Signals

FADD3;	U1	JP11 , U61	EMIFS ADDRESSBUS BIT 3
FADD4;	U1	JP11 , U61	EMIFS ADDRESSBUS BIT 4
FADD5;	U1	U61	EMIFS ADDRESSBUS BIT 5
FADD6;	U1	U61	EMIFS ADDRESSBUS BIT 6
FADD7;	U1	U61	EMIFS ADDRESSBUS BIT 7
FADD8;	U1	U61	EMIFS ADDRESSBUS BIT 8
FADD9;	U1	U61	EMIFS ADDRESSBUS BIT 9
FDATA0;	U1	JP11 , U61 , U56	EMIFS DATABUS BIT 0
FDATA1;	U1	JP11 , U61 , U56	EMIFS DATABUS BIT 1
FDATA10;	U1	JP11 , U61 , U56	EMIFS DATABUS BIT 10
FDATA11;	U1	JP11 , U61 , U56	EMIFS DATABUS BIT 11
FDATA12;	U1	JP11 , U61 , U56	EMIFS DATABUS BIT 12
FDATA13;	U1	JP11 , U61 , U56	EMIFS DATABUS BIT 13
FDATA14;	U1	JP11 , U61 , U56	EMIFS DATABUS BIT 14
FDATA15;	U1	JP11 , U61 , U56	EMIFS DATABUS BIT 15
FDATA2;	U1	JP11 , U61 , U56	EMIFS DATABUS BIT 2
FDATA3;	U1	JP11 , U61 , U56	EMIFS DATABUS BIT 3
FDATA4;	U1	JP11 , U61 , U56	EMIFS DATABUS BIT 4
FDATA5;	U1	JP11 , U61 , U56	EMIFS DATABUS BIT 5
FDATA6;	U1	JP11 , U61 , U56	EMIFS DATABUS BIT 6
FDATA7;	U1	JP11 , U61 , U56	EMIFS DATABUS BIT 7
FDATA8;	U1	JP11 , U61 , U56	EMIFS DATABUS BIT 8
FDATA9;	U1	JP11 , U61 , U56	EMIFS DATABUS BIT 9
HOOK_SW;	JP15	U55	CE Bus Hook switch signal
HS_PLUGIN;	U6	U55	Headset plugin
HSMICIP_IN;	JP14	U2	Head set Microphone input

Mainboard Signals

HSOL;	U2	U71	Head set left channel signal
HSOR;	U2	U71	Head set right channel signal
I2C_SCK;	U1	U55 , JP18 , JP8	Inter Integrated Circuit Serial Clock
I2C_SDA;	U1	U55 , JP18 , JP8	Inter Intergrated Circuit Serial Data
IN;	U2	U10	In-phase input (I-) baseband codec downlink
IP;	U2	U10	In-phase input (I+) baseband codec downlink
ISET1;	U1	PQ18	Charging current set, High level for 700 mA charge , Low level for 400 mA (default)
IT_WAKEUP;	U1	U2	Real-time wake-up input
LCD_AC;	U1	JP8	LCM Bias
LCD_PCLK;	U1	JP8	LCM Pixel clock
LCD_PXL0;	U1	JP8	LCM PIXELDATA BIT 0
LCD_PXL1;	U1	JP8	LCM PIXELDATA BIT 1
LCD_PXL10;	U1	JP8	LCM PIXELDATA BIT 10
LCD_PXL11;	U1	JP8	LCM PIXELDATA BIT 11
LCD_PXL12;	U1	JP8	LCM PIXELDATA BIT 12
LCD_PXL13;	U1	JP8	LCM PIXELDATA BIT 13
LCD_PXL14;	U1	JP8	LCM PIXELDATA BIT 14
LCD_PXL15;	U1	JP8	LCM PIXELDATA BIT 15
LCD_PXL2;	U1	JP8	LCM PIXELDATA BIT 2
LCD_PXL3;	U1	JP8	LCM PIXELDATA BIT 3
LCD_PXL4;	U1	JP8	LCM PIXELDATA BIT 4
LCD_PXL5;	U1	JP8	LCM PIXELDATA BIT 5
LCD_PXL6;	U1	JP8	LCM PIXELDATA BIT 6
LCD_PXL7;	U1	JP8	LCM PIXELDATA BIT 7
LCD_PXL8;	U1	JP8	LCM PIXELDATA BIT 8
LCD_PXL9;	U1	JP8	LCM PIXELDATA BIT 9

Mainboard Signals

LPG1;	U1	JP18	Tri-color Blue LED turn on signal
LPG2;	U1	JP11	Debug signal control
MCUDI;	U2	U1	Microcontroller serial port transmit data
MCUDO;	U1	U2	Microcontroller serial port receive data
MCUEN0;	U1	U2	Microcontroller serial port enable
MICBIAS;	U2	J1	On board Microphone bias supply
MICIP;	J1	U2	On board Microphone amplifier input (+)
MPU_CTS1;	U57 , JP11	U1	HCI UART request-to-send
MPU_MCSI_CLK;	U1	U57	Codec transmit/receive clock
MPU_MCSI_FSYNC;	U1	U57	Codec frame synchronization control
MPU_MCSI_RXD;	U57	U1	Codec audio data output
MPU_MCSI_TXD;	U1	U57	Codec audio data input
MPU_RTS1;	U1	JP11 , U57	HCI UART clear-to-send
MPU_RX_IR;	U3 , JP11	U1	Infrared receive pulse signal
MPU_RX1;	U57 , JP11	U1	HCI UART data transmit
MPU_SPI2_SCLK;	U1	JP8	MPU Serial Port Interface2 Clock
MPU_SPI2_SDO;	U1	JP8	MPU Serial Port Interface2 Data Output
MPU_SPI2_SEN1;	U1	JP8	MPU Serial Port Interface2 Select Enable1
MPU_SPI2_SEN2;	U1	JP8	MPU Serial Port Interface2 Select Enable2
MPU_TX_IR;	U1	U57 , JP11	Infrared transmit pulse signal
MPU_TX1;	U1	U57 , JP11	HCI UART data receive
MUTE;	JP15	U55	CE bus Mute function
N_BATT_COVER_SW;	SW1	U65	Battery Cover Switch signal
N_BATT_IN;	PJP2	U65 , D123	Battery in signal
N_BOOT_WAIT;	U1	U67	Boot wait signal gating
N_BT_RST;	U1	U57	Chip power-on reset (active low)

Mainboard Signals

N_CAPTURE_I;	JP18	U1	CAMERA capture signal
N_CHARGE_EN;	U1	PU31 , PQ23	Charging enable signal
N_DIS_BACKUP_BATT;	U65	JP8	Disable Backup battery charge
N_EMERGENCY_I;	U1	U45	SYSTEM Immediated shut down
N_EMU0;	JP11	U1	Connect Debug Board
N_EMU1_HDQ;	JP11 , PJP2	U1	HDQ data signal for Battery measure
N_EXT_GPIO_INT1;	JP18	U1	Extended GPIO interrupt1
N_EXT_GPIO_INT2;	JP8	U1	Extended GPIO interrupt2
N_EXT_GPIO_INT3;	U55	U1	Extended GPIO interrupt3
N_FADV;	U1	JP11	TO DEBUGE BOARD
N_FCS1;	U1	U67 , U61	EMIFS CHIP SELECT 1 for WLAN
N_FCS2;	U1	JP11	EMIFS CHIP SELECT 2 for Debug board
N_FCS3;	U1	U56	EMIFS CHIP SELECT 3 for NAND Flash
N_FOE;	U1	U56 , U61 , JP11	EMIFS DATA OUTPUT ENABLE SIGNAL
N_FRST;	U1	U61	EMIFS WLAN RESET SIGNAL
N_FWAIT;	U66	U1	EMIFS Wait output signal
N_FWAIT1;	U61	U67	EMIFS WLAN wait output signal
N_FWAIT2;	JP11	U66	EMIFS Debug board wait output signal
N_FWE;	U1	U61 , U56 , JP11	EMIFS Write Enable input
N_FWP;	U1	U56	EMIFS FLASH WRITE PROTECT
N_GATE_WAKE;	U65	U45	System wake up event enable signal
N_HS_BUTTON;	U5	U55	Headset button signal
N_K_HOME_I;	JP18	U1	Home key signal
N_K_MENU_I;	JP18	U1	MENU key signal
N_K_MSG_I;	JP18	U1	MESSAGE key signal
N_K_SEND_I;	JP18	U1	Send key signal

Mainboard Signals

N_KEY_END_I;	U65 , JP18 , JP11	U1	End key signal
N_KEY_FN;	JP18	U1	Function key signal
N_KEY_SHIFT;	JP18	U1	Shift key signal
N_MPU_EXT_IRQ;	JP11	U1	Debug board External MPU IRQ
N_MPU_RST;	S48	U1	MPU reset.
N_OC_FLG;	PU33	U1	Over Current protection FLG
N_PEN_IRQ;	JP8	U1	Touch panel control Interrupt
N_PWON;	U65	U2	Power on button input
N_RESPWRON;	U2	JP11 , U1	Digital Baseband power-on reset (first battery plug)
N_SD_PWR_EN;	U1	JP7	SD card power enable signal
N_TRST;	JP11	U1	JTAG Test Reset (Active Low)
N_VBAT_OK;	PQ25	U65	Wake up event gating signal
N_VBAT_OK_CPU;	PQ25	U1	Battery voltage signal for capacity measure
N_WLAN_EN;	U1	U61	WLAN power enable
ONNOFF;	U1	U2	Regulators activity
OPTION1;	JP15	U55	CE bus Accessory plug and un-plug detect
OPTION2;	JP15	U55	CE bus Accessory plug and un-plug detect
OV_FLG;	PQ24	U1	Over Voltage protection FLG
QN;	U10	U2	Quadrature input (Q-) baseband codec downlink
QP;	U10	U2	Quadrature input (Q+) baseband codec downlink
READ_CHR_ID;	U55	U64	Reading adapter ID
REGEN;	U2	JP11 , PU1 , PU7 , PU32	External regulator enable
RF_ANT_1;	JP13	U15	Connect to ANT
RF_CLK;	U10	U1 , U57	RF CLOCK
RF_HBTXOUT	U10	U9	TX DCS/PCS output
RF_LBTXOUT	U10	U9	TX GSM900 / GSM850 output

Mainboard Signals

RF_MATCH_OUT_HIGH_1;	U9	U15	GSM1800/GSM1900 TX input
RF_MATCH_OUT_LOW_1;	U9	U15	GSM850/EGSM TX input
RF_RXDCS1;	U15	U10	RX DCS LNA input
RF_RXDCS2;	U15	U10	RX DCS LNA input
RF_RXLOW1;	U15	U10	RX GSM LNA input (+)
RF_RXLOW2;	U15	U10	RX GSM LNA input (-)
RF_RXPCS1;	U15	U10	RX GSM LNA input (+)
RF_RXPCS2;	U15	U10	RX GSM LNA input (-)
RNB;	U1 , U56	U67	CPU and Flash READY/BUSY signal
SD_IRDA;	U1	U3	SD/MMC IrDA
SDMC_CD;	JP17	U1	SD CARD INSET DETECT
SDMC_CLK;	U1	JP17	SD/MMC Clock
SDMC_CMD;	U1	JP17	MMC COMMAND SIGNAL
SDMC_DAT0;	U1	JP17	SD/MMC DATA bit 0
SDMC_DAT1;	U1	JP17	SD/MMC DATA bit 1
SDMC_DAT2;	U1	JP17	SD/MMC DATA bit 2
SDMC_DAT3;	U1	JP17	SD/MMC DATA bit 3
SDMC_WP;	JP17	U1	SD CARD WRITE PROTECT
SIM_CD;	JP19	U1	SIM CARD DETECT SIGNAL
SIM_CLK;	U2	JP19	SIM card Clock
SIM_CLK3;	U1	U2	SIM card Clock
SIM_IO;	U2	JP19	SIM card shifters data (1.8 V/3 V)
SIM_IO3;	U1	U2	SIM card shifters data
SIM_RST;	U2	JP19	SIM card Reset
SIM_RST3;	U1	U2	SIM card Reset
SPKN;	U2	JP8	Speaker amplifier output (-)

Mainboard Signals

SPKP;	U2	JP8	Speaker amplifier output (+)
STAT1;	PU31	JP18	Tri-color Red LED turn on signal
STAT2;	PU31	JP18 , U55	Tri-color Green LED turn on signal
TCK;	JP11	U1	JTAG Transmit Clock
TCXOEN;	U1	U59 , U57 , PQ25	TCXO ENABLE SIGNAL
TDI;	JP11	U1	JTAG Transmit Data loutput
TDO;	U1	JP11	JTAG Transmit Data Output
TMS;	JP11	U1	JTAG Mode Select.
TSPACT00;	U1	U10	Reset to Rita
TSPACT01;	U1	U15	Band select to FrontEnd
TSPACT02;	U1	U15	Band select to FrontEnd
TSPACT03;	U1	U9	Band select to PA
TSPACT04;	U1	U15	Band select to FrontEnd
TSPACT09;	U1	U9	RF TX ENABLE SIGNAL
TSPCLK;	U1	U10	Output serial colck for Rita(TRF6151)
TSPDO;	U1	U10 , U2	Time serial port input
TSPEN0;	U1	U2	Time serial port enable
TSPEN2;	U1	U10	Configurable enable triggers for RITA serial strobe
USB_D-;	U1	JP15	CE bus USB differential(-) line
USB_D+;	U1	JP15	CE bus USB differential(+) line
USB_DETECT;	JP15	U1	CE Bus USB detect signal
USB_PU_EN;	U1	JP15	CE bus USB PULL UP enable signal
VAC;	PU31	JP11 , JP18 , U2 , U45 , U64	Charger voltage input
VCLKRX;	U1	U2	Voiceband serial port clock
VCUSB;	PU31	U2 , JP18 , JP15	Input of regulator VRUSB
VDR;	U2	U1	Voiceband serial port receive data

Mainboard Signals

VDX;	U2	U1	Voiceband serial port transmit data
VFSRX;	U2	U1	Voiceband serial port frame synchronization
VIN;	PF1	JP15	CE bus Extend Power in
WAKEUP_REQ;	U57	U59	BT wake-up request
WLAN_IRQ;	U61	U1	Interrupt from WLAN
XOEN_TO_RITA;	U59	U10	Xtal enable (VCXO and buffer supply)
XTAL;	Y1	U10	Xtal input

LCM Signals

\$NETS	FROM	TO	DESCRIPTION
CAM_CK;	JP4	JP9	CAMERA CLOCK
CAM_DATA0;	JP4	JP9	CAMERA DATABUS BIT 0
CAM_DATA1;	JP4	JP9	CAMERA DATABUS BIT 1
CAM_DATA2;	JP4	JP9	CAMERA DATABUS BIT 2
CAM_DATA3;	JP4	JP9	CAMERA DATABUS BIT 3
CAM_DATA4;	JP4	JP9	CAMERA DATABUS BIT 4
CAM_DATA5;	JP4	JP9	CAMERA DATABUS BIT 5
CAM_DATA6;	JP4	JP9	CAMERA DATABUS BIT 6
CAM_DATA7;	JP4	JP9	CAMERA DATABUS BIT 7
CAM_EXCLK;	JP9	JP4	CAMERA External Clock
CAM_HS;	JP4	JP9	CAMERA Horizontal Sync signal
CAM_LCLK;	JP4	U49	CAMERA Image data latch clock
CAM_LIGHT_EN;	U37	Q1	CAMERA FLASH Light Enable signal
CAM_PDWN;	U37	JP4	CAMERA POWER DOWN signal
CAM_VS;	JP4	JP9	CAMERA Vertical Sync signal
CLI_RST;	U37	J9	CLI reset signal
EARN;	JP9	J5	Earphone amplifier output (-)
EARP;	JP9	J5	Earphone amplifier output (+)
FL_ADJ_1;	U37	PQ8	LCM backlight adjust 1
FL_ADJ_2;	U37	PQ8	LCM backlight adjust 2
I2C_SCK;	JP9	JP4, U37, U41	Inter Integrate Circuit Seria Clock
I2C_SDA;	JP9	JP4, U37, U41	inter Integrate Circuit Seria Data
LCD_5V_EN;	U37	U47, U48	Enable LCD_5V
LCD_AC;	JP9	U39	LCM Bias
LCD_B0;	U39	J1	LCM BLUE BIT 0

LCM Signals

LCD_B1;	U39	J1	LCM BLUE BIT 1
LCD_B2;	U39	J1	LCM BLUE BIT 2
LCD_B3;	U39	J1	LCM BLUE BIT 3
LCD_B4;	U39	J1	LCM BLUE BIT 4
LCD_B5;	U39	J1	LCM BLUE BIT 5
LCD_B6;	U39	J1	LCM BLUE BIT 6
LCD_B7;	U39	J1	LCM BLUE BIT 7
LCD_BL_EN;	U37	PU25	LCM Backlight Enable
LCD_CKH1;	U40	J1	LCM Horizontal clock 1 output
LCD_CKH2;	U40	J1	LCM Horizontal clock 2 output
LCD_CKV1;	U40	J1	LCM Vertical clock 1 output
LCD_CKV2;	U40	J1	LCM Vertical clock 2 output
LCD_CSH;	U40	J1	LCM Horizontal scan direction
LCD_CSV;	U40	J1	LCM Vertical scan direction
LCD_ENBH;	U40	J1	LCM Horizontal enable output
LCD_ENBV;	U40	J1	LCM Vertical enable output
LCD_G0;	U39	J1	LCM GREEN BIT 0
LCD_G1;	U39	J1	LCM GREEN BIT 1
LCD_G2;	U39	J1	LCM GREEN BIT 2
LCD_G3;	U39	J1	LCM GREEN BIT 3
LCD_G4;	U39	J1	LCM GREEN BIT 4
LCD_G5;	U39	J1	LCM GREEN BIT 5
LCD_G6;	U39	J1	LCM GREEN BIT 6
LCD_G7;	U39	J1	LCM GREEN BIT 7
LCD_PCG;	U40	J1	LCM Precharge timing output
LCD_PCLK;	JP9	U39	LCM Pixel clock

LCM Signals

LCD_PXL0;	JP9	U39	LCM PIXELDATA BIT 0
LCD_PXL1;	JP9	U39	LCM PIXELDATA BIT 1
LCD_PXL10;	JP9	U39	LCM PIXELDATA BIT 10
LCD_PXL11;	JP9	U39	LCM PIXELDATA BIT 11
LCD_PXL12;	JP9	U39	LCM PIXELDATA BIT 12
LCD_PXL13;	JP9	U39	LCM PIXELDATA BIT 13
LCD_PXL14;	JP9	U39	LCM PIXELDATA BIT 14
LCD_PXL15;	JP9	U39	LCM PIXELDATA BIT 15
LCD_PXL2;	JP9	U39	LCM PIXELDATA BIT 2
LCD_PXL3;	JP9	U39	LCM PIXELDATA BIT 3
LCD_PXL4;	JP9	U39	LCM PIXELDATA BIT 4
LCD_PXL5;	JP9	U39	LCM PIXELDATA BIT 5
LCD_PXL6;	JP9	U39	LCM PIXELDATA BIT 6
LCD_PXL7;	JP9	U39	LCM PIXELDATA BIT 7
LCD_PXL8;	JP9	U39	LCM PIXELDATA BIT 8
LCD_PXL9;	JP9	U39	LCM PIXELDATA BIT 9
LCD_R0;	U39	J1	LCM RED BIT 0
LCD_R1;	U39	J1	LCM RED BIT 1
LCD_R2;	U39	J1	LCM RED BIT 2
LCD_R3;	U39	J1	LCM RED BIT 3
LCD_R4;	U39	J1	LCM RED BIT 4
LCD_R5;	U39	J1	LCM RED BIT 5
LCD_R6;	U39	J1	LCM RED BIT 6
LCD_R7;	U39	J1	LCM RED BIT 7
LCD_STH;	U40	J1	LCM Horizontal start output
LCD_STV;	U40	J1	LCM Vertical start output

LCM Signals

LCD_VDDVEE_EN;	U37	PU22, PQ16	LCM Vdd & Vee Enable
MP3_KEY1;	S45	U37	MP3 key 1
MP3_KEY2;	S46	U37	MP3 key 2
MP3_KEY3;	S47	U37	MP3 key 3
MPU_SPI2_SCLK;	JP9	U39, J9	MPU Serial Port Interface2 Clock
MPU_SPI2_SDO;	JP9	U39, J9	MPU Serial Port Interface2 Data Output
MPU_SPI2_SEN1;	JP9	U39	MPU Serial Port Interface2 Select Enable1
MPU_SPI2_SEN2;	JP9	J9	MPU Serial Port Interface2 Select Enable2
N_DIS_BACKUP_BATT;	JP9	PD33	Disable Backup battery charge
N_EXT_GPIO_INT2;	U37	JP9	Extended GPIO intrrupt2
N_LCD_3V_EN;	U37	Q16	Enable LCD_3V
N_PEN_IRQ;	U41	JP9	Touch panel control Interrupt
N_SPK_SD;	U37	U36	Speaker Shutdown
SPKN;	JP9	U36	Speaker amplifier output (-)
SPKP;	JP9	U36	Speaker amplifier output (+)
SUB_BL_EN;	U37	U48	Sub-display Enable
TP_X-;	U41	J8	X- Position Input
TP_X+;	U41	J8	X+ Position Input
TP_Y-;	U41	J8	Y- Position Input
TP_Y+;	U41	J8	Y+ Position Input
TP014_PCD;	U39	J1	LCM Precharge output
TP014_VCOM;	U39	J1	LCM Common voltage

Keyboard Signals

\$NETS	FROM	TO	DESCRIPTION
B_LED_1;	U13	Q13	Down side LED turn on
B_LED_2;	U13	Q14	Upper side LED turn on
CHARGE_DONE;	JP2	Q15	S/W Control the Charge full signal
COL1;	U13	S41, S37, S34, S31, S28, S25, S49	Key Matrix column 1
COL2;	U13	S42, S35, S32, S29, S26, S38, S50	Key Matrix column 2
COL3;	U13	S39, S36, S33, S30, S27, S40, S53	Key Matrix column 3
COL4;	U13	S14, S18, S62, S55, S54, S52, S63, S56, S61	Key Matrix column 4
COL5;	U13	S22, S19, S15, S11, S23, S20, S51	Key Matrix column 5
COL6;	U13	S12, S24, S21, S17, S13, S16, S60	Key Matrix column 6
I2C_SCK;	JP2	U13	Inter Integrated Circuit Seria Clock
I2C_SDA;	JP2	U13	Inter Integrated Circuit Seria Data
LPG1;	JP2	D11	Tri-color Blue LED turn on signal
N_CAPTURE;	S8	JP2	CAMERA Capture Signal
N_COVER_SW1;	U46	JP2	Flip Cover Switch 1
N_COVER_SW2;	U47	JP2	Flip Cover Switch 2
N_EXT_GPIO_INT1;	U13	JP2	Extended GPIO Interrupt1
N_K_HOME;	S5	JP2	Home key signal
N_K_MENU;	S7	JP2	MENU key signal
N_K_MSG;	S6	JP2	MESSAGE key signal
N_K_OK;	S59	U13	OK key
N_KEY_END;	S38	JP2	End key signal
N_KEY_FN;	S44	JP2	Function key signal
N_KEY_SEND;	S57	JP2	Send key signal
N_KEY_SHIFT;	S43	JP2	Shift key signal

Keyboard Signals

ROW1;	U13	S22, S41, S42, S24, S40, S62, S63, S56	Key Matrix row 1
ROW2;	U13	S19, S37, S38, S21, S39, S55	Key Matrix row 2
ROW3;	U13	S15, S34, S35, S17, S36, S54	Key Matrix row 3
ROW4;	U13	S11, S31, S32, S13, S33, S18	Key Matrix row 4
ROW5;	U13	S28, S12, S23, S29, S30, S14	Key Matrix row 5
ROW6;	U13	S25, S16, S20, S26, S27, S61	Key Matrix row 6
ROW7;	U13	S49, S52, S53, S50, S51, S60	Key Matrix row 7
STAT1;	JP2	D11	Tri-color Red LED turn on signal
STAT2;	JP2	D11	Tri-color Green LED turn on signal