

## L2/L6 Block Diagram Signal Description

	Signal	From	To	Description
1	AG_REG	Q901	U50, U150	2,775V supply Voltage for U50, U150
2	ALERT-	U900	J1403	ALERT Out Negative (-) from Alert amplifier to Alert speaker
3	ALERT+	U900	J1403	ALERT Out Positive (+) from Alert amplifier to Alert speaker
4	ANT_DET	M3	U800	Antenna Detect low active indication for an extern connected antenna
5	AOC_DRIVE	U800	U50	Bias control signal to U300 TX amplifier ( Automatic Output Control Driver)
6	AUD_REG	U900	U900	AUDIO 2,775V support voltage for U900 internal functions
7	AUL_CS	U800	U900	BaseBand SPI Bus Chip Select from U800 to Atlas (Neptune /Atlas Control Communication)
8	AUL_INT	U900	U800	INTerrupt to indicate the end of conversation on Communication Bus
9	B+	U900	U900, U50	Main Source for the Phone supporting U900 power supply, PA power support
10	BATT+	M1	R911, U900	BATTERY (+) output/input to Battery switch Q904 and U900 AD converter input
11	BATTFET	U900	Q904	Enables / Disables Battery BATT+ Switch to support B+ as Main source for the device with Battery power
12	BATTISNS	R910	U900	Negative AD converter input to Atlas to measure the voltage drop over R910 as Current flow indicator of charge mode
13	BB_I	U150	U800	positive In phase baseband signal from receiver in Algae to A/D converter in Netune
14	BB_IX	U150	U800	negative In phase baseband signal from receiver in Algae to A/D converter in Netune
15	BB_Q	U150	U800	positive Quadratur-phase signal from receiver in Algae to A/D converter in Netune
16	BB_QX	U150	U800	negative Quadratur-phase signal from receiver in Algae to A/D converter in Netune
17	BB_SAP_CLK	U800	U300, U900	Base Band Serial Audio Port CLock to Clock Audio Data Flow (Audio SPI Bus)
18	BB_SAP_FS	U800	U300, U900	Base Band Serial Audio Port Frame Synchronisation to synchronize the Audio Frames (Audio SPI Bus)
19	BB_SAP_RX	U300, U900	U800	Base Band Serial Audio Port Receive signal to U800 (Audio SPI Bus)
20	BB_SAP_TX	U800	U300, U900	Base Band Serial Audio Port Transmitt signal to U900 and U301 (Audio SPI Bus)
21	BB_SPI_CLK	U800	U900, U1301	BaseBand SPI Bus CLock to Clock Data Flow (Neptune /PCAP Control Communication)
22	BB_SPI_MISO	U900, U1301	U800	BaseBand SPI Bus Master (U800) Input, Slave (U900) Output (Neptune /PCAP Control Communication)
23	BB_SPI_MOSI	U800	U900, U1301	BaseBand SPI Bus Master (U800) Output, Slave (U900) Input (Neptune /PCAP Control Communication)
24	BLUE_CLK_ENB	U900	U300	Original CLK_32KHz from Pcap as Enable indication to the Bluetooth Chip
25	BLUE_HOST_WAKEB	U300	U800	Communication WAKEup signal from U301 to U800
26	BLUE_WAKEB	U800	U300	Communication WAKEup signal from U800 to U301
27	BPFET	U900	Q903	OverVoltage control interface output to Enable / Disable BATT+ Switch to support B+ as Main source for the device with external power
28	BT_REG	U900	U300	1,8 Volt regulator output from Atlas to support the BT Chipset U300
29	BURSTCLK	U800	U700	BURST CLock to clock U700 to synchronize the loading of addresses and delivery of burst read data
30	CAM_CAMCLK	U1301	J1401	CAMERA CLock, operation clock for camera circuit
31	CAM_D0 - D9	J1401	U1301	CAMERA Data Bus to Graphic Processor
32	CAM_HSYNC	J1401	U1301	CAMERA Horizontal SYNChronization
33	CAM_PCLK	J1401	U1301	CAMERA Period CLock
34	CAM_PWRDWN	J1401	U1301	CAMERA Mos Circuit Power down
35	CAM_REG	U900	J1401	2,775V supply Voltage for Camera module
36	CAM_RESET	U1301	J1401	CAMERA RESET



L2/L6 Block Diagram Signal Description

37	<b>CAM_SDA</b>	J1401	U1301	<b>CAM</b> era Serial <b>D</b> ata cimunication to Camera circuit
38	<b>CAM_SLC</b>	U1301	J1401	<b>CAM</b> era Serial <b>C</b> lock, clock for serial data communication
39	<b>CAM_VSYNC</b>	J1401	U1301	<b>CAM</b> era <b>V</b> ertical <b>S</b> YNchronization
40	<b>CHRGCTRL</b>	U900	Q905,Q906	Analog Tuning Voltage to drive /control the current flow of the Charge Transistor's Q905/Q906 into the Battery
41	<b>CHRGISNSP</b>	R910	U900	Positive AD converter input to Atlas to mesure the vottage drop over R910 as Current flow indicator of charge mode
42	<b>CHRGRAW</b>	J2003	U900	Voltage sense from External Power VBUS
43	<b>CLK_32KHZ</b>	U900	U800, U1301	<b>32KHZ CLocK</b> output to RTC timer interface in Neptune and J1300
44	<b>CLK_32KHZ_2_7V</b>	U900	U1301	<b>32Khz CLocK</b> 2,7V to support the Graphic Processor with system Clock
45	<b>CLK_13MHZ</b>	U800	U900	<b>13 MHz</b> Core <b>CLocK</b> to PCap
46	<b>CM_IN</b>	U150	U800	Decoupled Ground Connection for RX BaseBand signals
47	<b>CS0B</b>	U800	U700	Chip <b>S</b> elect <b>0</b> - active low output is used as external Flash Memory chip select
48	<b>CS1B</b>	U800	U700	Chip <b>S</b> elect <b>1</b> - active low output is used as external Flash Memory chip select
49	<b>CTS2</b>	U800	U300	<b>C</b> lear <b>T</b> o <b>S</b> end <b>D</b> ata indication from U800 To U301 ( InterChip Communication)
50	<b>D-</b>	U900/ J2003	J2003/ U900	USB <b>D</b> ata- line in/output passing the RV923 ESD protection Filter, EMU mode: Audio out left or Microphone in
51	<b>D+</b>	U900/ J2003	J2003/ U900	USB <b>D</b> ata+ line in/output passing the RV922 ESD protection Filter, EMU mode: Audio out right
52	<b>DISP_LED1 - LED3</b>	J1403	U900	<b>DISP</b> lay backlight <b>LED</b> driver input, backlight enabled by short to ground
53	<b>EB0_B</b>	U800	U700	Used as write <b>E</b> nable to partition of SRAM
54	<b>EB1_B</b>	U800	U700	Used as write <b>E</b> nable to partition of SRAM
55	<b>ECBB</b>	U800	U700	<b>E</b> nd <b>O</b> ff <b>C</b> urren <b>B</b> urst-active low( <b>B</b> )- to indicate to FLASH the end of current burst sequence.
56	<b>EURO_US</b>	U800	U50	Band Selection Signal from Neptune to RX/TX Switch in Eagle IC U50
57	<b>EXC_EN</b>	U800	U50, U150	<b>EXC</b> iter <b>E</b> nable active high to drive the Switch Control Circuit to TX mode and TX indication to Eagle IC
58	<b>EXTAL</b>	Y805	U800	26MHz reference clock differential input
59	<b>GA_INT</b>	U800	U1301	<b>I</b> NTerrupt to indicate the end of conversation on Communication Bus
60	<b>GA_SPI_CS</b>	U800	U1301	<b>G</b> raphic <b>A</b> ccelerator <b>S</b> PI Chip <b>S</b> elect Orginal <b>BB_SPI_CS6</b>
61	<b>GND</b>	PCB	PCB	<b>G</b> rou <b>N</b> D connection
62	<b>GRAPH_REG</b>	U900	U1301	<b>1,275V</b> Supply Voltage for <b>GRAPH</b> ic Procesor
63	<b>HAND_SPKR-</b>	U900	P1000	Audio amplifier output (-) to Flip connector to support the Earpeace <b>S</b> Pea <b>K</b> e <b>R</b> through FL1200
64	<b>HAND_SPKR+</b>	U900	P1000	Audio amplifier output (+) to Flip connector to support the Earpeace <b>S</b> Pea <b>K</b> e <b>R</b> through FL1200
65	<b>IO_REG</b>	U900	U800,,U1301	2,775 Volt supply for different sources like Neptune, Graphic processor ...
66	<b>KBC0-1</b>	U800	Keypad	<b>K</b> eypad ( <b>B</b> oard) <b>C</b> olum Strobe
67	<b>KBR0-7</b>	U800	Keypad	<b>K</b> eypad ( <b>B</b> oard) <b>R</b> ow Sense
68	<b>LBAB</b>	U800	U700	<b>L</b> oad <b>B</b> urst <b>A</b> ddress active low- causing that U701 is loading a new starting burst address
69	<b>LCD_CLK_DATA(6)</b>	U800	U1301	Serial <b>CLocK</b> output to <b>LCD</b> driver to clock the <b>DATA</b> Bus. The <b>(6)</b> stands for Data Line 6.
70	<b>LCD_CS</b>	U800	U1301	Chip <b>S</b> elect for LCD driver
71	<b>LCD_DATA (0-5)</b>	U800	U1301	<b>LCD DATA</b> Bus Lines from Neptune Display Interface to Display Driver
72	<b>LCD_RS</b>	U800	U1301	<b>R</b> egister <b>S</b> elect indicates if display data or control datas are written
73	<b>LCD_SDATA_DATA(7)</b>	U800	U1301	Serial <b>DATA</b> output from Neptune Display SPI interface. The <b>(7)</b> stands for Data Line 7.
74	<b>LCDC_CS</b>	U1301	J887	Chip <b>S</b> elect for LCD
75	<b>LCDC_DATA (0-7)</b>	U1301	J887	<b>LCD DATA</b> Bus Lines from Graphic Processor Display Interface to Display
76	<b>LCDC_Reset</b>	U1301	J887	<b>LCD</b> Reset
77	<b>LCDC_RS</b>	U1301	J887	<b>R</b> egister <b>S</b> elect indicates if display data or control datas are written



L2/L6 Block Diagram Signal Description

78	LEDKP	J1403	U900	KeyPad LED diver input, backlight enabled by short to ground
79	LOBATTI	U900	U800	Low Battery Voltage indication from Atlas control circuit
80	LOWB_HIGH	U800	U50	LOW /HIGH Band selection signal from U800. Active low in Low Band modus.
81	LT_SNS_CTL	U800	U1000	Light SeNSor enable/supply from Neptune to DS805
82	MIC_BIAS1	U900	Mic Audio Line	BIAS Voltage output to support the INTERNAL MIC Audio line
83	MIC_INM	J1403	U900	analog INTERNAL MICrophone signal as input to microphone amplifier
84	OEB	U800	U700	Output Enable-active low (B)- is indicating that the bus access is a read and enables slave device to drive the bus with read data.
85	ON1B	J1403	U900	if pulled to GND (powerkey) indicates the On /OFF logic in U900 to power on or off the unit
86	OWB	M1	U800	One Wire Bus signal line from Battery EEPROM to Neptune. Used to download Battery Recharge information to Neptune
87	PA_DET	U50	U800	Antenna power detect feedback from Eagle power amplifier, refers to output power level typically 50mV without transmitter power
88	PA_REF	U50	U800	Reference feedback from Eagle power amplifier, typically 60 mV and does not vary with transmitter power level
89	PC13	S1401	U800	additional Keyboard signal from PTT / Camera switch
90	PE14	U800	U1301	Reset from Neptune for Graphic Processor
91	R_WB	U800	U700	Read Write, active low in Write. Indicates the bus access type.
92	REF_REG	U900	U900	REFERENCE REGulator Supply only for internal Pcap use 1,575V
93	RESET_OUT	U800	U700	RESET from Neptune for U700
94	RESETB	U900	U800.U300	active low RESET for U800 and U300
95	RF_5V_REG	U900	U800	5V support Voltage REGulator from U900 to support the RX/TX Charge Pumps, supported by VBOOST
96	RF_CLK	U800	U150	SPI CLocK output to U150 ( RF Interface)
97	RF_CS	U800	U150	SPI Chip Select output to U150 ( RF Interface)
98	RF_DATA	U800	U150	SPI Serial DATA to U150 ( RF Interface)
99	RF_REG	U900	U800	2,775 Supply for Synthesizer, super filter REGulators , RF and analog functions
100	RF_REG	U900	U800	2,775V supply Voltage for RF circuits of Neptune IC
101	RTC_BATT	J1400/U900	U900/J1400	RTC Backup Battery + Supply to RTC Timer Interface interface. RTC Battery will be recharged
102	RTS2	U300	U800	Request To Send Indication from U301 to U800
103	RX_CP	U800	U150	Bias/ tuning voltage from the RX Charge Pump to the RX VCO in Algae
104	RX_EN	U800	U150	RX Enable signal for the Algae Frontend and VCO
105	RXD2	U300	U800	Receive Data Communication from U301 to U800 ( InterChip Communication)
106	SIM_CLK	U800	J1000	output CLocK from Sim Card Interface to SIM Card
107	SIM_DIO	U800/J1403	J1403/U800	Data In and Output from and to SIM Card / Interface
108	SIM_PD	U900	U800	SIM Presence Detect signals the insertion or removal of Phone Battery to Neptune organized by BATT_DET output from PCAP
109	SIM_REG	U900	U800/ J1403	SIM Card support voltage VCC 1.8 or 3V from Atlas
110	SIM_RST	U900	J1403	active low ReSeT signal from SIM interface



L2/L6 Block Diagram Signal Description

111	STANDBY	U800	U900	Deep Sleep Signal from Neptune to Pcap to indicate Low Power State
112	SYNTH_FD_N	U150	U800	downconverted negative differential RX/TX VCO Feedback to Neptune SYNTHesizer
113	SYNTH_FD_P	U150	U800	downconverted positive differential RX/TX VCO Feedback to Neptune SYNTHesizer
114	THERM	M1	U900	Analog Reference voltage Biased by THERM_BIAS to Indicate the Battery Temperature to Pcap Charger Interface.
115	THERMBIAS	U900	M1	Analog Bias Voltage to Thermistor line from Battery
116	TRK_CLK	U800	U150	Tracking CLock signal from Neptune to Algae to calibrate the internal digital filters
117	TX_CP	U800	U150	Filtered Charge Pump output from PLL phase detect to bias the TX VCO
118	TX_EN	U800	U50	TX Enable is enabling the TX signal path in U50
119	TX_MOD	U800	TX_C P- TXVCO	High Pass filter output contains the GSMK Modulation package to modulate the TX VCO via TX_CP Line
120	TX_OUT_HB	U150	U50	TX High frequency Band OUTput to PA in U50
121	TX_OUT_LB	U150	U50	TX Low frequency Band OUTput to PA in U50
122	TXD2	U800	U301	Transmitt Data Communication from U800 To U301( InterChip Communication)
123	UID	J2003	U900	USB ID line used as accessory detection
124	USB_TXENB	U800	U900	USB Transmitt Enable- active low- signals to USB device when to transmit data on USB bus.
125	USB_VMIN_RXD	U900	U800	USB- (MINus) data from U900 to U800
126	USB_VMIN_RXD	U900	U800	RS232 Receive data from U900 to U800
127	USB_VMOUT	U800	U600	USB- (MINus) data from U800 to U600
128	USB_VPIN	U900	U800	USB+ (Positive) data from U900 to U800 for internal Pcap Neptune Communication
129	USB_VPOUT_TXD	U800	U900	USB+ (Positive) data from U800 to U900
130	USB_VPOUT_TXD	U800	U600	RS232 Transmitt data from U800 to U900
131	USB_XRXD_RTS	U900	U800	CMOS logic value of value received from USB wires
132	USB_XRXD_RTS	U800	U900	Request To Send signal for RS232 communication between U800 and U900
133	V_BUCK	U900	U800, U700	Supply for Neptune (U800) core and logic and U700(FLASH)
134	VBOOST	U900	U800, J1403	5,6 Volt regulator output of Atlas to support Atlas internal USB Interface and V10 Regulator for U800 Charge Pumps. Supply for Backlight LED's
135	VIB_REG	U900	PCB contacts	VIBrator REGulator OUTput to vibrator motor contacts
136	VM_REG	U900	U800	2,775V supply Voltage for Neptune IC
137	VSIM_EN	U800	U900	Enable signal from Neptune to Seaweed for the SIM VCC regulator
138	WDOG	U800	U900	WatchDOG- active low signal to U900 to indicate power down of the unit
139	XTAL	Y805	U800	26MHz reference clock differential input

