







DIGITAL WIRELESS TELEPHONE



Model A835 UMTS 2100MHz/ PCS 1900MHz/ DCS 1800MHz/ GSM 800MHz

Distribution Policy and Copyright

Copyright

© 2004 by Motorola. All rights reserved. No part of this publication may be reproduced, transmitted, transcribed, stored in a retrieval system or translated into any language in any form by any means without the written permission of Motorola.

Software License

The Agreement sets forth the license terms and conditions for using the enclosed Software. You may use this Software on a single computer, and you may transfer it to another computer as long as it is used on only one computer at a time. You may copy the Software for backup purposes only. You may not rent, sell, lease, sublicense, time-share or lend the Software to a third party or otherwise transfer this License without written consent of Motorola. You shall not decompile, disassemble, reverseengineer or modify the Software. This License is effective until terminated. You may terminate it at any time by destroying the Software together with all copies. The License also terminates if you fail to comply with the terms and conditions of this Agreement. United States copyright laws as well as international treaty provisions protect this Software and accompanying documentation. Any use of the Software in violation of these laws constitutes termination of the License.

Limited Liability

The Software and accompanying documentation is provided "AS IS" without warranty of any kind. Motorola specifically disclaims all other warranties, expressed or implied, including but not limited to implied warranties of merchantability and fitness for a particular purpose. With respect to the use of this product, in no event shall Motorola be liable for any loss of profit or any other commercial damage, including but not limited to special, incidental, consequential or other damages.

Table of Contents

3G Flash Procedures	
Introduction	
Hardware Requirements	
Power options	
Interface Options	
Software Requirements	
A830 Flashing	
Power Solutions	
Hardware connection solutions	
PST Flash Procedure	
Figure 1. PST Hardware Configuration	
Force Flash Procedures	
Figure 2. Junior Board Configuration	
Handset Test Commands	
Introduction	
User Interface	
Handset Test Command Mode Entry	
Figure 3. Opcode Screen	
Command entry	
Opcode entry	
Figure 4. Opcode Entry Screen	
Figure 5. Multiple Parameter Entry	
Field entry	
Figure 6. Field Entry Screen	
Figure 7. Data Field Entry Screen	
Command Results	
Figure 8. Command Results Screen	
Table 1. Handset Test Command Summary	
Table 2. Standard Response Codes	
Table 3. Field and Parameter descriptions	
Table 3. Field and Parameter descriptions - continued	
Table 3. Field and Parameter descriptions - continued	
Table 3. Field and Parameter descriptions - continued	
Table 3. Field and Parameter descriptions - continued	
Manual Test Procedures	
Introduction	
Call-Processing Tests	
Non-Signalling Test Measurements	
GSM/DCS/PCS Call Processing	

Llerduere Deguiremente	2.0
Hardware Requirements	
Coll Origination	ວ-2
Call Oligination	
Figure 9. GSM Signalling Selup	
Figure 10. GSM Colline Cilon Control	
Figure 12, A835 Manual Test Hardware Configuration	
Call Test Parameters (GSM/DCS/PCS)	
Table 4 GSM Call Parameters	3-5
Table 5. DCS Call Parameters	
Table 6. PCS Call Parameters	
Figure 13. Burst Output Shape	
Table 7. GSM/DCS/PCS Handover	
WCDMA Call Processing	.3-6
Hardware Requirements	3-6
Software Requirements	3-6
Call Origination (WCDMA)	3-6
Figure 14 WCDMA Signalling Setup	
Figure 15. Channel Unlink/UE Signal)	
Figure 16. TPC Pattern Type(LE Signal)	
Figure 17. WCDMA Call Connected	
WCDMA Call Test Parameters	
Non-Signalling Test Procedures (GSM/DCS/PCS)	3-7
Table 8 WCDMA Call Parameters	
Figure 18 WCDMA Modulation	
Figure 19. ACLR Screen	
Hardware Requirements	
Software Requirements	
Verify TX Power Output (GSM/DCS/PCS)	
Table 9. TX Power Limits	
GSM RSSI	3-9
Non-signalling Test Procedures (WCDMA)	
Hardware Requirements	
Software Requirements	
Verify TX Power Output (WCDMA)	3-10
Table 10. WCDMA TX Power Output	3-10
Audio/Vibrator Test Procedures	
Vibrator Test	
Handset Mic/Speaker test	
Mono Headset Mic/Speaker test	3-12
Stereo Headset Mic/Speaker test	3-13
Melody Speaker test	3-13
Software Version Check	
Display Test Procedures	
Display Backlight Test	
Display Color Test	
Figure 20. Eight Color Box Pattern	
Display Linearity Test	
Figure 21. Grey Scale Block	
- /	

Display Elicker Test	3-16
Figure 22 Zehra Pattern	
Display Pixel Defect (Rright)	3-16
Display Pixel Defect (Dark)	3-16
LEDS and Keynad Backlight	3_17
Sidius LEDS	
Neypau Daukiigiit	/۱-د ۱۵ د
Unmodulated CW 1X test	
Camera lesting	
Hardware Requirements	
Camera Test Configuration	
Figure 23. Camera Test Configuration	
Image Capture	
Macbeth Color Chart	
Focus Chart	
Grey Scale Chart (Shading lest)	
GPS Testing	
GPS Software Check	
GPS RF Connector Check	
Theory of Operation	
Introduction	
Figure 24. A835 Transceiver	
Baseband Electrical (Digital)	
Display Interface	
IrDA Interface	
Figure 25. POG - IrDA Interface	
SD Flash Interface	
Figure 26. MMC/SD - Block Diagram	
Keypad Interface	
Digital Logic	
Figure 27. POG Block Diagram	
Flash Memory	
Figure 28. Flash Memory Block	
Power Supply Architecture	
Figure 29. PCAP Power supplies - 1	
Figure 30. PCAP Power supplies - 2	
Figure 31. PCAP Power supplies - 3	
Clock Generation	
Figure 32. PCAP 32kHz Clock	
PCAP Audio	
TX Audio	
Figure 33. TX Audio Block	
RX Audio	
Figure 34. RX Audio Block	
Battery Interface	
Figure 35. Battery Interface Block	
Bluetooth	<u>л</u> а
Eldetout	

Figure 36. Bluetooth Block	4-9
RF GSM Receiver	4-9
Figure 37 IEE Block	4-10
Figure 38. FEM Block	4-10
RF GSM Transmitter	4-11
Figure 39 GSMTX VCO	Λ_11
Figure 30. GSM TX VCO	4 -17
RE WCDMA Receiver	<i>Λ</i> _12
Figure 41 MAX2206 Pleak	4-12
FIGULE 41. MIAA2390 DIOCK	4-12
	4-13
Figure 42. MAX2395 Block	4-14
Figure 43. WCDMA PA BIOCK	4-14
Service Diagrams	5-1
Introduction	5-1
Test Point Measurements	5-1
Diagrams	5-1
Figure 44. Side 1 Lavout	5-2
Figure 45. Side 2 Layout	5-3
Figure 46. Signal Flow - Side 1	5-4
Figure 47. Signal Flow - Side 2	5-5
Figure 48. Top Level	5-6
Figure 49. RF Top	5-7
Figure 50. GSM Top	5-8
Figure 51. GSM RX	5-9
Figure 52. GSM Back End	5-10
Figure 53. GSM Transmitter	5-11
Figure 54. CDMA Top	5-12
Figure 55. WCDMA RX	5-13
Figure 56. Harmony Lite	5-14
Figure 57. WCDMA TX	5-15
Figure 58. Baseband Top Level	5-16
Figure 59. PCAP	5-17
Figure 60. Bluetooth	5-18
Figure 61. Misc Connectors	5-19
Figure 62. CE Accessory Connector	5-20
Figure 63. Core Logic	5-21
Figure 64. POG Accessories Interface	3-22
Figure 66, POG DSP Interface	5-23
Figure 67 POG DOF Internace	5-24
Figure 68 Flash Memory	5-25
Figure 69, 4M x 16 SDRAM	
Figure 70. Embedded SD Flash	
Figure 71. GPS Block	5-29
Figure 72. Falcon Camera	
Parts List	6-1
Introduction	6-1
Floatriaal Darta Liat	
	0-2

3G Flash Procedures

Introduction

This document is intented to decribe the flashing(software updates) and procedures for 3G terminals. The 3G terminal described in this document will be limited to the A835.

Software updates need to be handled in a controlled manner. Carrier software approvals need to be considered before initializing a flashing procedure. Consult a Motorola representative to ensure that the correct software is programmed.

Software updates allows the service organization to resolve field software issues that customers may be experiencing. Some issues may pertain to specific conditions, therefore, not all units will contain identical software versions.

Hardware Requirements

The following hardware will be required to properly flash the A835.

Power options

- 1. Fully Charged battery (SNN5638A)
- 2. Full-rate Charger (PSM5049A)

Interface Options

- 1. <u>USB Data Kit (S8951)</u> USB Cable (SKN6311A) Data Software CD
- 2. <u>RS232 Data Kit (S8952)</u> RS232 Cable (SKN6315A) RS232 to CE converter (SYN0279B) Data Software CD

Software Requirements

The Product Support Tool (PST) is used to allow functions such as flashing, flexing, and memory transfers. Contact your local Motorola service representative to receive download information for the PST and related support files.

For download information on Flash software, contact your local Motorola service representative.

A830 Flashing

A830 Flashing

Before beginning any flashing procedure, always insure that all hardware connections are secured. Refer to figure 1 for flash connection guides. Any intermittent hardware connections may cause the procedure to fail and result in a non-functional (Bricked) 3G terminal.

The A830 contains a Flash EPROM with a total memory of 16MB. The memory resides within two 8MB Intel EPROMs connected in parallel.

Power Solutions

There are two types of power solutions to perform a flashing procedure.

- 1. Fully Charged Battery Solution
- 2. Full-Rate Charger Solution (recommended)

If the user decides on using the battery solution, he/she must verify that the battery is fully charged. Failing to verify the capacity of the battery may result in battery depletion prior to completing the fhash process. This action may cause unrecoverable failures to the 3G terminal.

Hardware connection solutions

There are two types of hardware solutions to perform a flashing procedure.

- 1. USB configuration (recommended)
- 2. RS232 configuration

RS232 configurations should be used only if the PC is running an operating system (OS) that doesn't support the USB interface. USB configurations will provide a faster data transfer rate than RS232. As a result, flash durations will be reduced when using a USB connection.

PST Flash Procedure

Use the listed procedure to complete the flash procedure for a 3G terminal.

- 1. Download the desired flash software into the computer.
- 2. Connect the desired hardware configuration as illustrated in figure 1.
- 3. Power up the 3G terminal
- 4. If the 3G terminal doesn't power up, refer to the Force Flash section.
- 5. Launch the PST application by choosing Start/ Programs/Motorola PST/Flash & Test Commands.
- 6. Click on the Browse button and select the desired flash software
- 7. Select the device that will be flashed

Flash Prog ready				
Device	Port	Connection		
🎭 Motorola P2K	0	USB		
•				
Device				

8. Once the 3G terminal is placed in flash mode, the Flash button will be enabled.

RAM Version	<u>F</u> lash
v0x000410	
RAM Downloader	<u>V</u> enty



A830 Flashing

- 9. Click on the Flash button to begin flashing. DO NOT interrupt any hardware connections during the flash process. Connection interuptions may cause the flashing process to fail and render the 3G terminal non-operational.
- 10. When flashing is complete, a message will pop up stating," Flash another phone?". At this time you may safely disconnect the 3G terminal and select the appropriate response.
- 11. Power up the 3G terminal to insure that the flash procedure was successful.

Force Flash Procedures

The procedures described in this section apply only to situations where the 3G terminal will not initiate it's normal power up sequence, but may recover functionality by a repeat flash procedure.

There are three possible alternatives to place the 3G terminal in force flash mode.

Key Hold Solution

Hardware: Refer to Figure 1 (USB solution)

- Step 1. Remove the battery from the 3G terminal
- Step 2. Prior to connecting the USB cable, press and hold the "*" and "#" key from the 3G terminal
- Step 3. Attach the USB cable
- Step 4. Verify that the PST application detects the 3G terminal, if it's not detected, press and hold "*" and "#" once again.

Force Flash USB Cable Solution

- Hardware: Refer to Figure 1 (USB solution), except, replace USB cable (SKN6311A) with force flash cable (SKN6168A)
- Step 1. Connect the force flash cable in the same manner described in Figure 1.
- Step 2. The 3G terminal will automatically be placed in force flash mode. There's no need to press the power key. The PST application will now detect the 3G terminal

Junior Board Solution

Hardware: Refer to Figure 2.

- Step 1. Insure that dip switch #5 is in the down position and all other switches are in the up position.
- Step 2. Connect the 3G terminal to the CE bus cable. Insure that the power supply is set to 4.4Vdc
- Step 3. The PST application should now detect the 3G terminal





Handset Test Commands

Introduction

The Handset Test Command mode of the phone is provided primarily for service personnel without access to equipment capable of exercising Test Commands over a computer connection. This mode collects input from the user and packages it in the format required by the Test Command component within the phone.

User Interface

Three screens are used, as described below, for command data entry and command response display: the opcode entry screen, the field entry screen, and the command results screen. The following screen flow diagrams do not depict an actual test command, but instead demonstrate the general behavior of the mode.

As the phone does not provide an easy method of hexidecimal entry, all input and output will be in decimal format, with the exception of output fields considered to be data streams. This requires careful consideration as a significant portion of this document is described using hexadecimal format. As an aid in the decimal entry of opcodes, Table 1 is provided which indicates the decimal equivalent number for supported opcodes.

The END key exits handset test command mode or restarts the phone (if suspended). However, pressing the END key in the waiting for results screen (a "frozen" version of the final entry screen) has no effect, though the power key still allows the phone to be powered down.

Handset Test Command Mode Entry

The mode is entered using a key shortcut, "<MENU> 0 HTCMD *".

The user will be taken to the initial screen (the opcode entry screen).

Figure 3. Opcode Screen



The mode may only be entered from the idle screen. Entry is not allowed while an active computer test command session exists (ie RS232 or USB); an error will be displayed if a computer session is active.

When the handset test commands feature is invoked, the handset is not suspended by default. The handset can only be suspended by executing the SUSPEND test command. The user can exit the feature and return to idle if the handset has not yet been suspended. Otherwise, exiting the feature will cause a restart.

Command entry

Once the mode is entered, two screens are used to collect command request information from the user. The opcode entry screen (Figure 5) allows the entry of either an entire command as described in this section, or entry of a partial command. If a partial command is entered, the user will be prompted to enter the remaining required information via an appropriate number of field entry screens (Figure 7). Pressing OK with no data entered in the opcode or field entry screen will cause a parse error (unless the field is optional).

The asterisk is used to delimit fields on the opcode entry screen and is not allowed on the field entry screen. On the opcode entry screen, it is not legal to have an asterisk immediately follow another asterisk.

Opcode entry

The opcode entry screen allows the user to enter the opcode for the test command, or the opcode plus additional parameters delimited by the * character.





Figure 5. Multiple Parameter Entry



Opcode Entry Screen Keymap:

0-9: command data *: field delimiter OK: process value, move to next screen DELETE (short): delete single char DELETE (long): delete all chars CANCEL: return to idle or restart if suspended End: return to idle or restart if suspended

Field entry

The field entry screen allows the user to enter fields for the test command separately from the opcode. Each field entry screen allows only one field to be entered. The user will be led through the remaining parametersone by one until the command is completed.

Figure 6. Field Entry Screen



Field Entry Screen Keymap:

0-9: command data OK: process value, move to next screen DELETE (short): delete single char DELETE (long): delete all chars CANCEL: return to opcode entry screen End: return to idle or restart if suspended

Numeric Field Entry:

Fields are numeric by default. The digits entered for the field will be evaluated as a single decimal number.

Data Field Entry:

The user must enter 3 digits for each byte of a data field (variable or non-variable length). Zero padding is required if all 3 digits are not required to represent the value. Any data field which is not a multiple of 3 digits will generate a parse error. The field title of any data field will be tagged with a (D). Figure 8 is an example of a 5 byte data field.

Figure 7. Data Field Entry Screen



Command Results

If a command completes successfully with returned data, the data is displayed in a results screen as depicted in Figure 9. If a command is successfully completed but does not produce any output data, the user will be returned to the opcode entry screen. In the case of a command error, the standard response code (Table 2) is displayed on the results screen.

e) L'al	4) 11
Results	
Error: 5	
BACK =	

Figure 8. Command Results Screen

There is no way to abort or power down from the waiting for results screen. The waiting for results screen is simply a "frozen" version of the final entry screen as opposed to having a dedicated screen.

Opcode Hexadecimal	Opcode Decimal	Opcode Mnemonic	Key Entry Format	Op Code Description
0	0	AUD_TN_LST	0 * <action> * <tone identifier="">OK</tone></action>	Generate/disable predefined tone
3	3	AUD_CTRL	3 * <device process=""> * <action>OK</action></device>	Control various audio functions; enable/disable vibrator
4	4	AUD_LPB	4 * <loopback type=""> * <action>OK</action></loopback>	Enable audio loopback
5	5	AUD_LVL	5 * <get set="">*<volume>OK</volume></get>	Set audio level
6	6	AUD_PATH	6 * <input path=""/> * <output path="">*<rx Mute>*<tx mute="">OK</tx></rx </output>	Change audio path
7	7	CARRIER	7 * <option> * <action> OK</action></option>	Enable GSM TX carrier
0A	10	CP_MODE	10 * <set get=""> * <sub-mode> OK</sub-mode></set>	Set Call Processing Mode
12	18	INVM	18 * <level> OK</level>	Master clear or reset
14	20	LOAD_SYN	20 * <channel> * 0 OK</channel>	Set GSM channel
22	34	RESTART	34 * OK	Generate a software restart
2D	45	SET_RF_PWR	45 * <power level=""> OK</power>	Set GSM Power level
36	54	SUSPEND	54 OK	Terminate normal mode and enter test mode
37	55	TST_DISP	55 * <parameter> * <parameter data=""> OK</parameter></parameter>	Display predefined patterns
39	57	VERSION	57 * <version type="">OK</version>	Retrieve SW version information
3E	62	LEDS	62 * <led> * <action> * <data> OK</data></action></led>	Control status LEDs
COB	3083	WLOAD_SYN	3083 * <rx_freq_id> * <tx_freq_id> OK</tx_freq_id></rx_freq_id>	Set WCDMA channels
COE	3086	W_CARRIER	3086 * <channel id=""> * <action> * <tx Pwr> * <max pwr=""> * <min Pwr> * <data pattern=""> * <channelization> * <scrambling> * <dpcch factor="" spread=""> * <dpdch Spread Factor> * <channelization code=""> * <scrambling Code> OK</scrambling </channelization></dpdch </dpcch></scrambling></channelization></data></min </max></tx </action></channel>	Enable WCDMA TX carrier

 Table 1. Handset Test Command Summary

Opcode (Hexadecimal)	Opcode (Decimal)	Response Field Definition
0000b (0x00)	0	parse error (no data follows): invalid data length for command
0001b (0x01)	1	parse error (no data follows): inadequate security level for command/parameter
0010b (0x02)	2	parser error (no data follows): command/parameter not supported for current protocol (CDMA, GSM, TDMA)
0011b (0x03)	3	parse error (no data follows): command/parameter not supported for current mode
	Ũ	(normal, test mode, handset test mode)
0100b (0x04)	4	parse error (no data follows): unsupported/invalid opcode
0101b (0x05)	5	parse error (no data follows): unsupported/invalid parameter for opcode
0110b (0x06)	6	command response: generic success (no data follows)
0111b (0x07)	7	command response: generic failure (no data follows)
1000b (0x08)	8	command response: data follows
1001b (0x09)	9	unsolicited/multiple response: data follows (sequence tag is 0)
1010b (0x0A)	10	error: couldn't allocate memory
1011b (0x0B)	11	error: internal task error
1100b (0x0C)	12	error: Test Command task timed out waiting for response from another SW component
1101b (0x0D)	13	CDMA: parse error (no data follows): command/parameter not supported for current sub- mode TDMA: command not supported in current Call Stack Test Mode
1110b (0x0E)	14	error: length specified in command header greater than length received by transport layer
1111b (0x0F)	15	error: irrecoverable error; phone state has been lost. Phone is being powered down

Table 2. Standard Response Codes

Opcode	Opcode	Field	Description
(Decimal)	Mnemonic		
0	AUD_TN_LST	Field 1	0 = start atone
			1 = stop a tone
		Field 2	0-9 = DTMF tones
3	AUD_CTRL	Field 1	0 = Vibrator
			2 = Echo canceling
			3 = Noise suppressor
		Field 2	0 = Disable
			1 = Enable
4	AUD_LPB	Field 1	0 = PCAP loopback
			6 = CODEC loopback
			7 = VOCODER (speech) loopback
		Field 2	0 = Disable Audio loopback
			1 = Enable Audio loopback
		Field 3	This field is valid only for VOCODER loopback
			$0 = AMR \ 4.75$
			1 = AMR 5.15
			2 = AMR 5.90
			$3 = AMR \ 6.70$
			4 = AMR 7.40
			5 = AMR 7.95
			$6 = AMR \ 10.20$
			$7 = AMR \ 12.20$
			8 = Full Rate
			16 = Enhanced Full Rate
			32 = Half Rate
5	AUD_LVL	Field 1	0 = Set the volume specified
		Field 2	0 = lowest, $7 = $ loudest

 Table 3. Field and Parameter descriptions

Opcode	Opcode	Field	Description
(Decimal)	Mnemonic		
6	AUD_PATH	Field 1	0 = As is.
			1 = Mute input path
			2 = Internal (handset) mic
			3 = Ext audio input (CE Bus)
			4 = Boom (headset) mic
			5 = Ext digital audio (USB)
			7 = Bluetooth time slot 1 audio input
			8 = Bluetooth time slot 2 audio input
			9 = Bluetooth time slot 3 audio input
		Field 2	0 = As is
			1 = Mute output path
			2 = Internal (handset) Speaker
			3 = Alert
			4 = Ext audio output (CE Bus)
			5 = Speakerphone
			6 = Boom (headset) speaker
7	CARRIER	Field 1	0 = All zeroes
			1 = All ones
			2 = pseudo random sequence w/midamble 0
			3 = pseudo random sequence w/midamble 1
			4 = pseudo random sequence w/midamble 2
			5 = pseudo random sequence w/midamble 3
			6 = pseudo random sequence w/midamble 4
			7 = pseudo random sequence w/midamble 5
			8 = pseudo random sequence w/midamble 6
			9 = pseudo random sequence w/midamble 7
			10 = KACH BURST
			12 = pseudo random sequence w/midamble 0 two time slot
			13 = pseudo random sequence w/midamble 0 three time slot
		Field 2	0 = disable
			1 = enable

Table 3. Field and Parameter descriptions - continued

Opcode	Opcode	Field	Description
(Decimal)	Mnemonic		
10	CP_MODE	Field 1	0=set submode
			1=get submode
		Field 2	5 = GSM 1900
			6 = GSM dual band GSM900/GSM1800
			8 = WCDMA Region 1
			10 = Automatic - Dual mode: WCDMA region 1 and GSM
			dual band GSM900/GSM1800.a
18	INVM	Field 1	0 = Master Reset
			1 = Master Clear
20	LOAD_SYN	Field 1	Channel number in decimal. Valid channel numbers are:
			• 1-124 (PGSM 900 MHz)
			• 0, 975-1023 (EGSM 900 MHz)
			• 512-885 (DCS 1800 MHz)
			• 512-810 (PCS 1900 MHz)
		Field 2	Reserved for future use and TDMA; set to 0.
34	RESTART	Field 1	As is
45	SET_RF_PWR	Field 1	PA power level (0-19)
54	SUSPEND	Field 1	As is
55	TST_DISP	Field 1	2 = Display Predefined Pattern
			9 = Turn On/Off the Front Light
		Field 2	Data for 2,
		(Data)	000 = All pixels off (all black)
			001 = All pixels on (all white)
			005 = Grey scale block: 16 level, Black to white
			006 = Horizontal Zebra Line
			014 = Eight Color Box Pattern
			Data for 9,
			000 = Front Light Off
			001 = Front Light On, Full Intensity

Table 3.	Field and	I Parameter	descriptions	- continued
----------	-----------	-------------	--------------	-------------

Opcode	Opcode	Field	Description		
(Decimal)	Mnemonic				
57	VERSION	Field 1	016000 = DSP Version		
			017000 = User (login) pf process that created this file		
			017001 = Build time (universal) in ISO-8601 format		
			017002 = Clearcase view tag name		
			017003 = Product base label from C learcase config spec		
			017004 = Product ID		
			017005 = Version Number		
			017006 = Build commentary		
			018000 = Flash Booter version number (P2K Booter Only)		
62	LEDS	Field 1	0 = Keypad Backlight LED		
			3 = Red LED		
			4 = Green LED		
			0 = Disable LED (Keypad backlights Only)		
		1 = Enable LED (Keypad backlights Only)			
		Field 2	3 = Set duty cycle (Red/Green LEDS Only)		
		Field 3	Duty Cycle setup, (leave blank if field 1 is set to 0)		
			$000 = O \mathrm{ff}$		
			012 = On		
3083	WLOAD_SYN	Field 1	UARFCN for Receive Frequency ID. Valid values are		
			between 0 and 16383. If TX_FREQ_ID is set to 0xFFFF,		
			then RX_FREQ_ID must take values between 190*5 and		
			16383.		
			Note: If a valid TX_FREQ_ID will be entered,		
			RX_FREQ_ID must be set to FFFF.		
		Field 2	2 UARFCN for Transmit Frequency ID. Valid values are		
			between 0 and 16383. If it is set to 0xFFFF the TEST_TASK		
			will derive the TX_FREQ_ID from the RX_FREQ_ID.		
			Note: If a valid RX_FREQ_ID is entered, TX_FREQ_ID		
			must be set to FFFF.		

Table 3.	Field and	Parameter	descriptio	ns - continued
----------	-----------	-----------	------------	----------------

Opcode	Opcode	Field	Description
(Decimal)	Mnemonic		
3086	W_CARRIER	Field 1	Channel identifier (0-16383).
		Field 2	0 = Enable carrier.
			1 = Disable carrier.
		Field 3	Initial transmit power (dBm).
			-128 dBm to 127 dBm
		Field 4	Maximum transmit power (dBm).
			-128 dBm to 127 dBm
		Field 5	Minimum transmit power (dBm).
			-128 dBm to 127 dBm
		Field 6	0 = All 0s.
			1 = All 1s.
			$2 = \mathbf{PN9}.$
			3 = PN15.
		Field 7	0 = Disable spreading.
			1 = Enable spreading.
		Field 8	0 = Disable scrambling.
			1 = Enable long scrambling.
			2 = Enable short scrambling.
		Field 9	0 = SF256, slot format 0.
			1 = SF256, slot format 1.
			5 = SF256, slot format 5.
		Field 10	0 = SF256, slot format 0.
			1 = SF128, slot format 1.
			6 = SF4, slot format 6.
		Field 11	Channelization Code Number.
		Field 12	Scrambling Code Number.

Table 3. Field and Parameter descriptions - continued

Manual Test Procedures

Introduction

The phone allows keypad and computer controlled testing of various digital test parameters.

This chapter includes the keypad/computer functions and recommended equipment setup to use when testing a phone manually.

Call-Processing Tests

Most communications analyzers can simulate a cell site in order to perform automatic call-processing tests. Automatic call processing tests can be performed while the phone is in standby mode.

Refer to the communications analyzer's manual for details about performing call-processing tests. The following call-processing test sequence is recommended:

- 1. GSM Mobile Originated Call
- 2. WCDMA Mobile Originated Call
- 3. GSM handover
- 4. DCS handover
- 5. PCS handover

Non-Signalling Test Measurements

In an event that the phone exhibits RF failures that prevent call processing, the service technician may need to perform some non-signalling tests. These tests will provide information regarding which stage of the phone is failing prior to opening the phone for troubleshooting. The following tests will be described in this chapter.

- GSM/DCS/PCS TX Power Output
- GSM RSSI
- WCDMA TX Power Output

The digital phasing parameters are stored in a EPROM on the Transceiver Board. Each transceiver is shipped from the factory with these parameters already calibrated. However, if a board is repaired, these parameters should be measured and, if necessary, adjusted with the GP-Gate System. Checking and adjusting calibration parameters is also useful as a troubleshooting/ diagnostic tool to isolate defective assemblies.

GSM/DCS/PCS Call Processing

In order to successfully complete a GSM call processing procedure, a test USIM card needs to be available. Test USIM cards have default call parameters that allow users to perform call processing tests through GSM base station simulators. This allows service technicians to perform simulations without accessing the customer's cellular account.

Hardware Requirements

There are various hardware configurations to perform manual call processing procedures. Below, is a list of the various options. All options require the battery to be attached. A GP-gate system can also be used for manual testing. Refer to the GP-gate user's manual for details.

Power Options

- Fully Charged Battery (SNN5639B¹ or equivalent)
- Full-Rate Power Supply (PSM5049A¹)
- Battery Eliminator (5-00-3F-10000²) with 2-Wire Adapter (2-00-68-10000²) **Note:** Requires a single output power supply

Control Interface Options (PCS Only)

- USB Cable (SKN6311A¹)
- Serial Cable (SKN6315A¹) with CE converter (SYN0279B¹)
- **Note:** If handset test commands are being used, a control interface is not needed.

¹Contact your local Motorola dealer for ordering ²Contact AMS Software and Elektronik GmbH for ordering RF Interface (Everything listed is required)

- SMA/N-type Adapter (0-00-00-40042²)
- SMA Cable 0.5m (0-00-00-40047²)
- Repair Fixture (5-00-4T-10000²)
- USIM (0-00-00-40810²)

Software Requirements (PCS only)

If PCS call processing procedures are necessary, the user will need to send a test command to the phone prior to beginning the test. The command can be initiated through handset test commands or computer test commands. Software requirements for each method is listed below.

Handset Test Command

• No software needed

Computer Test Command

• Radio Comm (latest release)

Call Origination

Use the following procedures for call processing. The screen shots are from a Rohde and Schwarz CMU 200. The procedures can be adopted to any other test box that will be used to perform call processing.

- 1. Install the test USIM in phone.
- 2. Connect hardware as illustrated in figure 13.

Note: Control interface doesn't need to be connected at this time.

3. Setup up the test box for GSM, DCS, or PCS Signalling

Figure 9. GSM Signalling Setup

Connect Ch. 1 **GSM**1900 Overview M Control Menu Selec Selection GSM Mobile Station(GSM 1800/Signalling/Overview/P/t Normal GMSK Hotkeys - Set 1 Basic Functions Non-Signalling → Analyzer/Generation Analyzer/Generat Signalling GSM Mobile Station → Overviev GSM 850 AUDIO · GSM 900 Analyzer/Gen GSM 1800 GSM 850 • GSM 1900 Analyzer/Generato P/t Normal GMSK 3G UMTS User Equipment · WCDMA FDD GSM 850 Overview P/t Normal GMSK GSM 850 Analyzer/Generat P/t Normal GMSK GSM 850 verview t Normal GMSK lotKeys Set 1 Se HotKeys Set 3 Assi

- 4. Set Broadcast Channel (BCH) to 120 (GSM), 700 (DCS), or 661 (PCS)
- 5. Set Broadcast channel level to -85dBm
- 6. Set Traffic Channel (TCH) to 38 (GSM) or 512 (DCS/PCS)
- 7. Set Traffic channel level to -85dBm

Figure 10. GSM Connection Control



- 8. Wait until the phone indicates a receive signal
- 9. Dial a number from the phone and press the send button.
- 10. The phone is now connected.

Figure 11. GSM Call Connected





Call Test Parameters (GSM/DCS/PCS)

While the phone under test is in an active call, the parameters for each band should be verified as described.

	Low	High	
Parameter	Limit	Limit	Unit
Burst Avg Power Out ¹	31	33	dBm
Burst Output Shape	1	1	P/F
Time Advance Error	-1	1	bit/sym
RMS Phase Error	0	5	deg
Peak Phase Error	-20	20	deg
Frequency Error	-90	90	Hz
RX Level Error@-105 dBm ²	1	9	
RX Quality @-105 dBm ²	0	4	
BER @-105, 10k bits ³	0	2	%

Table 4. GSM Call Parameters

¹Power Level = 5

²Set BS TCH level to -105 dBm

3Set BER TCH level to -105 dBm with 10k bits or 128 Frames

Table 5. DCS Call Parameters

	Low	High	
Parameter	Limit	Limit	Unit
Burst Avg Power Out ¹	28	32	dBm
Burst Output Shape	1	1	P/F
Time Advance Error	-1	1	bit/sym
RMS Phase Error	0	5	deg
Peak Phase Error	-20	20	deg
Frequency Error	-180	180	Hz
RX Level Error@-103 dBm ²	3	11	
RX Quality @-103 dBm ²	0	4	
BER @-103, 10k bits ³	0	2	%

¹Power Level = 0

²Set BS TCH level to -103 dBm

3Set BER TCH level to -103 dBm with 10k bits or 128 Frames

Table 6. PCS Call Parameters

	Low	High	
Parameter	Limit	Limit	Unit
Burst Avg Power Out ¹	28	32	dBm
Burst Output Shape	1	1	P/F
Time Advance Error	-1	1	bit/sym
RMS Phase Error	0	5	deg
Peak Phase Error	-20	20	deg
Frequency Error	-190	190	Hz
RX Level Error@-104 dBm ²	2	10	
RX Quality @-104 dBm ²	0	4	
BER @-104, 10k bits ³	0	2	%

¹Power Level = 0

²Set BS TCH level to -104 dBm

³Set BER TCH level to -104 dBm with 10k bits or 128 Frames

Burst Output Shape should fall within the standard limits of the Power Ramp.

Figure 13. Burst Output Shape Ch. 1 GSM1800 Overview Connect Control PCL 1 / 28.0 dBr Cha 740 P/t Norm 0 2 GMSK Applic. 1 Applie Analyzer Level MS Signal Ok BS Signal Avg.BurstPower(Cur.) Timing Adv. Error 25.57 dBm -0.75 Sym TSC detected letwork Statiatical Coun Out of Tole Marker Disp Power Modulation Spectrum Receive Overview

BER measurements is only required if RX Quality reads a value of 4 or greater.

It is recommended that handover procedures be performed as shown in the following table.

Table 7. GSM/DCS/PCS Handover

	From		То		
	Traffic Powe		Traffic	Power	
Band	Channel	Control	Channel	Control	
GSM	975	5	124	19	
DCS	512	0	885	15	
PCS	512	0	810	15	

WCDMA Call Processing

In order to successfully complete a GSM call processing procedure, a test USIM card needs to be available. Test USIM cards have default call parameters that allow users to perform call processing tests through GSM base station simulators. This allows service technicians perform simulations without accessing the customer's cellular account.

Hardware Requirements

Refer to , "Hardware requirements," under, "GSM/ DCS/PCS Call Processing." Also Refer to Figure 13.

Software Requirements

None.

Call Origination (WCDMA)

Use the following procedures for call processing. The screen shots are from a Rohde and Schwarz CMU 200 with WCDMA signalling options installed. The procedures can be adopted to any other test box that will be used to perform call processing.

- 1. Install the test USIM in phone.
- 2. Connect hardware as illustrated in figure 4.

Note: Control interface doesn't need to be connected at this time.

3. Setup up the test box for WCDMA FDD Signalling

Figure 14. WCDMA Signalling Setup



4. Set UE Signal, RF Channel Uplink to 9750

Figure 15. Channel Uplink(UE Signal)

B WCDMA FDD Connection Control			Si	gnal On
Setup	Ar	nalyzer Settings/R	F Channel Uplin	ik –
Default All Settings				
 Analyzer Settings 	Channel Freque	ency	Downlink	
RF Channel Uplink Band []]	9750 19	22.4 MHz	2112.4 мн	z
Frequency Offset	+0.000 kHz			
RX/TX Separation	190.000 MHz			
 Measurement Settings 				
Default Settings				
UL Scrambling Code	0			
Analysis Mode	With Origin Offset			
Sync. Mode	All Slots			
Measurement Slot Number	0			
Correlatoin Mode	DPCCH			
Threshold	- 25 dB			
▼UE Power Control				
Default Settings				
Connection UE Signal BS Si	ignal Network	RF G+	Sync.	1 2

5. Set TPC Pattern Type to All 1

Figure 16. TPC Pattern Type(UE Signal)

۲	WCDMA FDD Connection Control		Signal On
Г	Setup	TPC Settings/TPC Pattern	Туре
	PICH	-5.0 dB	Π
	PICH Channel Code	3	
	AICH	-3.0 dB	
	AICH Channel Code	6	
	DPDCH	-7.0 dB	
	DPCH Channel Code	6	
	Power Offset (DPCCH/DPDH)	0.0 dB	
	Secondary Scrambling Code	1	
	TPC Settings		
	Default Settings		
	TPC Algorithm	Algorithm 2	H a
	TPC Step Size	1 dB	
	TPC Pattern Type	All 1	
	Pattern	00000000000000000000000000 bin	
	Repeat Pattern	Off	
С	onnection UE Signal BS Si	gnal Network RF 📯 Sy	nc. 1 2

- 6. Wait until the phone indicates a signal
- 9. Dial a number from the phone and press the send button.
- 10. The phone is now connected.

Figure 17. WCDMA Call Connected



WCDMA Call Test Parameters

While the phone under test is in an active call, the parameters for each band should be verified as described.

Table 8.	WCDMA	Call Pa	arameters
----------	-------	---------	-----------

	Low	High	
Parameter	Limit	Limit	Unit
Avg. RMS Power Out ¹	20.5	21.5	dBm
Avg. Frequency Error ²	-195	195	Hz
Avg. RMS EVM ²	0	13.5	%
Avg. RMS ACLR - 2 ³	-100	-43	dB
Avg. RMS ACLR - 1 ³	-100	-33	dB
Avg. RMS ACLR + 1 ³	-100	-33	dB
Avg. RMS ACLR + 2 ³	-100	-43	dB

¹Refer to Figure 10

²Refer to Figure 11

³Refer to Figure 12

Figure 18. WCDMA Modulation



Figure 19. ACLR Screen



Non-Signalling Test Procedures (GSM/DCS/PCS)

To perform non-signalling test procedures, the user is required to be familiarized with sending test commands to the phone under test. The test commands can be sent using the Handset test command interface or through a computer. Please refer to section, "Handset Test commands," for details on how to send test commands through phone keypad entry.

In order to successfully send test commands to the phone under test, the phone needs to be in suspend mode. Follow the listed procedure to place the phone in suspend mode.

Handset Test Commands

54 ok Suspend

Radio Comm Test Commands

Click AT+MODE then SUSPEND (Serial Only) Click PST Initialize and click SUS-PEND when initialization is complete (USB Only)

AT+MODE SUSPEND

SUSPEND

Hardware Requirements

Refer to page 3-2 for a list of Hardware. Refer to Figure 13 for a configuration illustration.

Software Requirements

Handset Test Command

• No software needed

Computer Test Command

• Radio Comm (latest release)

Verify TX Power Output (GSM/DCS/PCS)

Verify the TX Power output by initiating the commands in this section. Verify that the results fall within the following limits.

Table 9. TX Power Limits

Parameter	Low Limit	High Limit	Unit
GSM TX Power Out	31	33	dBm
DCS TX Power Out	28	29.5	dBm
PCS TX Power Out	28	29.5	dBm

Handset Test Commands

54	Suspend
10*0*101	WCDMA/GSM/DCS mode
20*38*0 ²	Set Channel 38
45*5 ³	Set GSM Power Level 5

110*0*5 for PCS mode

 $^{2}20^{*}700^{*}0$ for DCS Channel 700; 20*661*0 for PCS Channel 661 $^{3}45^{*}0$ for DCS/PCS Power level 0

7*6*1Enable Carrier

Non-Signalling Test Procedures (GSM/DCS/PCS)

Radio Comm Test Commands -CP_MODE -	GSM RSSI
Click on 900/1800 (GSM/DCS) or 1900 (PCS) 900/1800 900/1800	Verify GSM RSSI by initiating the commands in this section. Verify that the RSSI results are equal to the Broadcast Channel (BCH) level. The user will need to set the RF generator with the following parameters.
Enter 38 (GSM), 700 (DCS), or 661	Broadcast Channel (BCH):20Broadcast Channel (BCH) Level:-105 dBm
(PCS) and then click Set	Handset Test Commands
	No supported test commands
and then click Set	Radio Comm Test Commands
3G 1 3G 2 3G 3 3G 4 3 CABBIEB	Click on 900/1800 (GSM/DCS) or 1900 (PCS) 900/1800 900/1800 900/1800
Select 06 and then ON OFF	

06 - Pseudo Random w/Midamble 4

Enter Channel 20 Click INIT

RQEP
Execute
dBm

-SCMP-

INIT

Stop

Channel: 20

Click Execute Verify return data is approximately

-105 dBm

click ON

Non-signalling Test Procedures (WCDMA)

To perform non-signalling test procedures, the user is required to be familiarized with sending test commands to the phone under test. The test commands can be sent using the Handset test command interface or through a computer. Please refer to section, "Handset Test commands," for details on how to send test commands through phone keypad entry. Also, refer to, "Computer Test Commands," for details on how to send test commands through the computer.

In order to successfully send test commands to the phone under test, the phone needs to be in suspend mode. Follow the listed procedure to place the phone in suspend mode.

Handset Test Commands

54 ok Suspend

Radio Comm Test Commands

Click AT+MODE then SUSPEND (Serial Only) Click PST Initialize and click SUS-PEND when initialization is complete (USB Only)

– SUSPEND —		
	AT+MODE	
	SUSPEND	

Hardware Requirements

Refer to page 2 for a list of Hardware. Refer to Figure 4 for a configuration illustration.

Software Requirements

Handset Test Command

• No software needed

Computer Test Command

• Radio Comm (latest release)

Verify TX Power Output (WCDMA)

Verify the TX Power output by initiating the commands in this section. Verify that the results fall within the following limits.

Table 10. WCDMA TX Power Output

	Low	High	
Parameter	Limit	Limit	Unit
WCDMA Power Out	20.5	21.5	dBm

Handset Test Commands

54		Suspend
3086		W_CARRIER
Field 1	9750	Set Channel
Field 2	0	Enable Carrier
Field 3	023	Max Power Out
Field 4	027	Max TX Power
Field 5	206	Min TX power
Field 6	002	PN9 Data pattern
Field 7	1	Enable spreading
Field 8	01	Long scrambling
Field 9	000	SF256, Slot format 0
Field 10	000	SF256, Slot format 0
Field 11	000	Channelization Code
Field 12	000000000	Scrambling Code

Note: Enter 1 in field 2 to disable carrier
Radio Comm Test Commands

Click on WCDMA

CP_MODE -	
900	WCDMA
1800	
1900	
900/1800	Get Mode

For W_CARRIER assign these actions to each field

Freq ID (Dec)	9750
Action	Enable
Channelization	Enable
Data Pattern	PN 9
Scrambling	Long
DPCCH	SF256, SF0
DPDCH	SF256, SF0
Channelization Code	00
Transmit Power	15 ¹
Max Power	15 ¹
Min Power	80 ²
Scram Code	00
¹ 0x0015 -> 21 dec -> +21dBm	

²0x0080 -> 128 dec -> (128-256 = -128 dBm)

-W CABBIEB-		
Freq ID (Dec) 9	750 C	hannelization Code (Hex) 00
Action	Channelization	Transmit Power (Hex)
 Enable Disable 	 Disable Enable 	Max Power (Hex)
Data Pattern	-Scrambling-	Min Power (Hex)
C All 0's	O Disable	Scram Code (Hex) 00
C All 1's	• Long	
• PN 9	Short	Set
C PN 15		
	DPDCH	
💽 SF256, SF0	💽 SF256, S	FO
C SF256, SF1	🔘 🔿 SF128, S	F1
C SF256, SF5	🔘 🔿 SF4, SF6	

Audio/Vibrator Test Procedures

This section describes how to use test commands to verify audio and vibrate functions.

In order to successfully send test commands to the phone under test, the phone needs to be in suspend mode. Follow the listed procedure to place the phone in suspend mode.

Handset Test Commands

54 ok Suspend

Radio Comm Test Commands

Click AT+MODE then SUSPEND (Serial Only) Click PST Initialize and click SUS-PEND when initialization is complete (USB Only)



Vibrator Test

Handset Test Commands

3*0*1 3*0*0 Enable Vibrator Disable Vibrator

Radio Comm Test Commands

Enable or Disable Vibrator

Verification

Verfiy vibration function when enabled.



Handset Mic/Speaker test

Handset Test Commands

6*2*2	Enable internal mic and handset speaker
4*7*1*16	Enable VOCODER loopback at En-
	hanced Full Rate

Radio Comm Test Commands

Enable internal mic and headset speaker

AUD_PATH Input: 2 - Internal Mic			
Output:	2 - Internal Speaker 💌		
	(Set) 2200		

AUD_LPB -Codec

Enable Vocoder loopback at Enhanced Full Rate

Disable	
PCAP	
Disable	
Vocoder	
Disable	
16 - Enhanced	•

Verification

Speak into the handset mic and listen for undistorted speech in the handset speaker.

Mono Headset Mic/Speaker test

Handset Test Commands

6*4*6	Enable headset mic and headset
	speaker
4*7*1*16	Enable VOCODER loopback at En-
	hanced Full Rate

RadioComm Test Commands

Enable headset mic and headset speaker

- AUD_PATH			
Input	4 - Boom Mic 🗾 💌		
Output:	6 - Boom Spkr Right 💌		
	Set 4600		

Enable Vocoder loopback at Enhanced Full Rate



Verification

Speak into the headset mic and listen for undistorted speech in the headset speaker.

Stereo Headset Mic/Speaker test

Handset Test Commands

6*4*8 Enable headset mic and headset speaker 4*7*1*16 Enable VOCODER loopback at Enhanced Full Rate

ALID DATU

RadioComm Test Commands

	AUD_LATT			
Enable headset mic	Input: 4 - Boom Mic 💌			
and headset speaker	Output:	Output: 8 - Boom Spkr Stereo		
		Set	4800	
Enable Vocoder loopba Enhanced Full Rate	nck at		AUD_LPB Codec Disable PCAP Disable Vocoder Disable	

Verification

Speak into the headset mic and listen for undistorted speech in the headset speaker.

Melody Speaker test

Handset Test Commands

0*1*245	Play BACH_INVENTION_1
0*0*245	Stop BACH_INVENTION_1

NOTE: DO NOT issue a Suspend command (54 ok) for this test.

RadioComm Test Commands

Currently not supported

Verification

Listen for undistorted audio.

Software Version Check

Use the following procedures to retrieve software information. Software information can also be retrieved from the phone's customer User Interface. Refer to the phone's user manual for details.

In order to successfully send test commands to the phone under test, the phone doesn't need to be in suspend mode. Follow the listed procedure to configure the phone to accept test commands

Handset Test Commands

None

Radio Comm Test Commands

Click AT+MODE (Serial Only) Click PST Initialize (USB Only)



Test Commands

57*017003Read Software Version57*017001Read Build Date

RadioComm Test Commands

Select Product Base Label and click "Get" to retrieve software version

Select Build Time and click "Get" to retrieve Build Date

VERSION
Product Base Label 🔽 🔀
TALON_U_59.0E.29I

VERSION		
Build Time	•	Get
2003-03-23 08:06:36		

Display Test Procedures

This section will describe the proper test procedures to determine the functionality of the color display. Any tests that involve displaying a predefined pattern can be returned to the Opcode screen by pressing the right softkey of the phone.

In order to successfully send test commands to the phone under test, the phone needs to be in suspend mode. Follow the listed procedure to place the phone in suspend mode.

Handset Test Commands

54 ok Suspend

Radio Comm Test Commands

Click AT+MODE then SUSPEND (Serial Only) Click PST Initialize and click SUS-PEND when initialization is complete (USB Only)



Display Backlight Test

Handset Test Commands

55*9*000	Backlight Off
55*9*001	Backlight On, full intensity

RadioComm Test Commands

Click "FL Off" to disable backlight Click "FL On-Full" to enable backlight



Verification

Verify that the backlights respond for each issued command.

Display Color Test

Handset Test Commands

55*2*014 Eight Color Box Pattern

RadioComm Test Commands

Select Eight Color Box and click "Set"

Pre Defined
0E - Eight Color Box 💌
Set

Verification

Verify that the color pattern on the phone's display matches the color box in figure 23. Also verify edges (uniform/smooth).

Figure 20. Eight Color Box Pattern



Display Linearity Test

Handset Test Commands

55*2*005 Grey Scale Block

RadioComm Test Commands

Select Grey Scale and click "Set"

Pre Defined
05 - Gray Scale 💌
Set

Verification

Verify that the Grey scale block on the phone's display matches the Grey scale block in figure 14. This test can also be used to confirm that the color intensity is linear.

Figure 21. Grey Scale Block



Manual Test Procdures

Display Test Procedures

Display Flicker Test

Handset Test Command

55*2*006 Horizontal Zebra Line

RadioComm Test Commands

Select Horizontal Zebra and click "Set"



Verification

Verify that no noticable flicker exists.

Figure 22. Zebra Pattern



Display Pixel Defect (Bright)

Handset Test Commands

55*2*001 All pixels on (all white)

RadioComm Test Commands

Select All Pixels Off and click "Set"

Pre Defined	
00 - All Pixels Off	-
Set	

Verification

Verify that no greater than two pixels are off.

Display Pixel Defect (Dark)

Handset Test Commands

55*2*000 All pixels off (all black)

RadioComm Test Commands

Select All Pixels On and click "Set"

Pre Defined 01 - All Pixels On Set

Verification

Verify that no greater than two pixels are on.

LEDS and Keypad Backlight

Use the following procedures to verify status LED and keypad backlight.

In order to successfully send test commands to the phone under test, the phone doesn't need to be in suspend mode. Follow the listed procedure to configure the phone to accept test commands.

Handset Test Commands

None

Radio Comm Test Commands

Click AT+MODE then SUSPEND (Serial Only) Click PST Initialize and click SUS-PEND when initialization is complete (USB Only)



Keypad Backlight

Handset Test Commands

62*0*11 Enable Keypad Backlight 62*0*01 Disable Keypad Backlight 1Leave field 3 blank and press OK

RadioComm Test Commands

Select Keypad to enable. Deselect Keypad to disable.



Verification

Verify that all keypad backlight LEDs activate.

Status LEDS

Handset Test Commands

62*3*3*012¹ Enable Red LED 62*4*3*012¹ Enable Green LED ¹000 to disable

RadioComm Test Commands

Select Red LED or Green LED to enable. Deselect Red LED or Green LED to disable.



Verification

Verify that the Red and Green status LEDS activate.

Bluetooth Tests

Bluetooth Tests

Use the following procedures to verify functionality of the Bluetooth device integrated in the phone.

In order to successfully send test commands to the phone under test, the phone needs to be in suspend mode. Follow the listed procedure to place the phone in suspend mode.

Handset Test Commands

None

Radio Comm Test Commands

Click AT+MODE then SUSPEND (Serial Only) Click PST Initialize and click SUS-PEND when initialization is complete (USB Only)

Г	SUSPEND-	
	AT+MODE	
	SUSPEND	

Unmodulated CW TX test

Handset Test Commands

Not Supported

RadioComm Test Commands

Under Bluetooth, select parameter 84 and click execute, then select 81 and click execute.



Under Bluetooth, select parameter 01 and enter 2DFC0129 in the "TO Radio" field. Click Execute.

Blue Toot	h—			
Param:	01	- HCI Command	•	Execute
TO Rad	io:	2DFC0129		Þ

NOTE: The Bluetooth TX signal will activate momentarily once the HCI command is issued. You must have the RF probe positioned for measurement once you click execute.

Verification

Verify that a 2441MHz signal is present. If the phone is closed, use a RF probe to sniff the strongest signal around the "7" key of the keypad. If the phone is open (shields off), verify that -2dBm to +4dBm is read from R320. An high impedance RF probe is required to read this range. Use of lower quality RF probes will result in signal level differences.

Camera Testing

This section is intended to describe the procedures that will determine whether the camera function of a Motorola terminal is under normal operating conditions.

In order to successfully send test commands to the phone under test, the phone doesn't need to be in suspend mode. Follow the listed procedure to configure the phone to accept test commands.

Handset Test Commands

Not supported

Radio Comm Test Commands

Click AT+MODE then SUSPEND (Serial Only) Click USB Initialize and click SUS-PEND when initialization is complete (USB Only)



Hardware Requirements

The following hardware will be required to properly test the camera function of the phone.

- 1. Desktop Charger (SPN5032A or equivalent)
- 2. USB or RS232 control interface (refer to figure 4)
- 3. Fast Rate Charger (SPN5078A or equivalent)
- 4. Hardcopy of Macbeth Color Chart
- 5. Hardcopy of Focus Chart
- 6. Hardcopy of Grey Chart

Camera Test Configuration

Use any color printer to print a hardcopy of the Macbeth color chart. The Focus chart and Grey chart can be printed using any B/W printer.

For best results follow this recommended setup,

- 1. Attach chart to a flat vertical surface (wall)
- 2. Attach the phone to the desktop charger
- 3. Attach the control interface to desktop charger
- 4. If necessary, attach power supply to control interface.
- 5. Turn on phone.
- 6. Select Camera option in phone
- 7. Position Desktop charger so that the camera test chart completely fills the viewfinder.

Assign a permanent space in the test lab for these test procedures. Always use the same lighting conditions. Also, it's recommended that a "golden picture" is saved and used for comparison.

There is a variety of ways the camera test charts can be attached to a vertical flat surface. They can be taped, tacked, attached to flip charts, etc. Use your best judgement.

The desktop charger is being used as a fixture to position the phone for test, therefore, it's recommended that the desktop charger is attached to a countertop to prevent any movement.



Figure 23. Camera Test Configuration

Image Capture

The listed steps should be followed to capture three images (1) the Macbeth color chart, (2) the focus chart, and (3) the grey scale chart. The user will be required to print all images found in Appendix A.

Handset Test Commands

Not supported

Radio Comm Test Commands

Under "Common Features" select Camera



Click "Take Picture"

😵 Camera		
Take Picture	Save To File	Print

Once the picture is captured, it'll be displayed on the screen. Click "Save To File"



Camera Testing

Macbeth Color Chart

- 1. From the computer, open the captured color chart image.
- 2. Compare, the color blocks of the printed Macbeth color chart to the captured image.



Follow the listed verifications to determine the quality of the image.

- 1. Minimal noise level for Blue, Green and Red on blocks 19 through 24.
- 2. Uniformity for grey scale blocks 19 through 24.
- 3. Good white balance on blocks 19 through 24.
- 4. Good color reproduction on blocks 13 through 18.

Focus Chart

1. From the computer, open the captured focus chart image.



Verify the focus quality at the center, top-left corner, bottom-left corner, top-right corner, and bottom-right corner.

Grey Scale Chart (Shading Test)

1. From the computer, open the captured grey scale chart image.



Verify that there is minimal shading deviations on all four corners when compared to the center of the image.

GPS Testing

This section is intended to describe the procedures that will determine whether the AGPS function of a Motorola terminal is under normal operating conditions.

In order to successfully send test commands to the phone under test, the phone needs to be in suspend mode. Follow the listed procedure to place the phone in suspend mode.

Handset Test Commands

54 ok Suspend

RadioComm Test Commands

Click AT+MODE then SUSPEND (Serial Only) Click USB Initialize and click SUSPEND when initialization is complete (USB Only)

VEDGION

GPS Software Check

Handset Test Commands

Not recommended

RadioComm Test Commands

Under VERSION select GPS Chipset version

VENSION	
GPS Chipset Version 💌	Get
2.4.09.05MarvinPR0D1.3	03/08/

Verification

Verify that GPS software version is displayed.

GPS RF Connector Check

Handset Test Commands

Not supported

RadioComm Test Commands

Under -SUSPEND_ SUSPEND_COMP, select 01-GPS Chipset and UnSuspend. OUnSu

Click Execute

	-SUSPEND_COMP
et	01 - GPS Chipset 📃
	UnSuspend
	C Suspend
	C Request Status
	(Execute)
F	-Test Mode

Exit

Under Test Mode, click Enter

Verification

Measure the DC voltage on the center of the GPS RF connector. Verify that the GPS DC voltage reads within 2.69Vdc to 2.86Vdc.

Theory of Operation

Introduction

The A835 is a 3G device. It will deliver on the "promise" of 3G by providing high speed network access and rich multimedia content all in a superior voice-centric unit. A video camera and Assisted GPS provide additional value by offering unique business and entertainment solutions.

The mechanical architecture features a 176 x 220 pixel, 0.198mm pitch TFT activecolor display, a built-in speaker phone, and a removable Li-Polymer battery. The architecture enables full postponement of the front housing and battery door cover by allowing the transceiver brick assembly, keypad, display, microphone, and earpiece speaker to be fully assembled and retained within the rear housing chassis.

Front covers may then be snapped in at distribution based on specific orders. Front housing branding is accomplished through thermal transfer decals.

As a 3G product, the A835 complies with all key specifications as defined by the 3GPP. Key product features are:

- UMTS: WCDMA 2100, GSM 900/1800 and 1900-MHz Tri-band technology,
- GPRS High speed packet data (64kbps UL, 384 kbps DL)
- 176 x 220 TFT Active Color, 64k colors
- 64MB Integrated Flash Memory
- Integrated Bluetooth
- MP3 Player
- Enhanced Multimedia Capability (Audio/Video, Games, MMS)

- Unique 5-way Navigation Key
- New graphical user interface
- Enhanced internet browser (XHTML)
- Full Personal Information Manager (PIM) with SyncML Synchronization (OTA, Desktop)

Figure 24. A835 Transceiver



- Integrated Video/Still Camera and GPS
- Voice Recognition Driven Dialing and Menu Shortcuts
- Voice Note Voice Recorder
- Polyphonic Speakerphone
- Programmable (J2ME)
- iTAPTM Predictive Text Entry
- Integrated Stereo Headset Jack

Video Camera Features:

- JPEG Image Capture @ VGA Resolution
- MPEG4 Video Capture @ QCIF Resolution
- Two imagers (take pictures and video of others or yourself)
- Streaming Video
- Tightly Coupled, Ergonomic Design
- Initial User Applications:
- Sending captured Video Clips and Pictures through MMS, Email, or
- Internet channels
- Simultaneous Voice/Data Take a picture or video clip and send while you're on the phone
- Future Capabilities:
- Video Conferencing (2-Way Video Telephony)

Location (AGPS) Applications:

- Get to specific location, with appropriate choices of destinations and routes and guidance to destination
- Identify local places of interest for hotels, taxi companies, restaurants, theatres, sightseeing, and shopping
- Receive information through alerts or display on map ahead of traffic congestion.
- Receive roadside assistance, with rescue service network and location information from the cellular network used to complement any information the pedestrian/driver is able to separately give.
- E911 Services: When roaming on a 2-2.5G GSM E-OTD-enabled network the mobile phone will respond to a request for location

when making an emergency call (Please refer to future AGPS MRS for further details).

 Push, Tracking & B2B Applications such as corporate tracking, routing, fleet management, and Buddy tracking (alert)

Baseband Electrical (Digital)

Display Interface

The display uses two programming interfaces, RBG(Red Green Blue) and SPI(Serial Peripheral Interface). The RGB interface is the primary communication bus for the display. It controls how the pixels are displayed. The SPI interface is used for state configurations of the display module. Some states include sleepmode, active, and video modes.

IrDA Interface

The IrDA interface is used to allow infrared data communications between the cellular transceiver and an IrDA device. The IrDA interface will conform to a 30 degree cone angle. The POG IC has integrated the data communications bus for the IrDA device. The IrDA device has a standard baudrate of 9600bps.

Figure 25. POG - IrDA Interface



SD Flash Interface

The A835 will interface with an embedded 64 MB NAND flash device. The embedded flash device is a high-density flash memory IC that gives the user the ability to store personal files and use them in low-band-width applications.

The MMC/SD interface will operate at 2.8V. The MMC mode will be used; the MMC module in POG does not support SPI mode. The MMC module in POG supports only single bit data transfers at a maximum of 20MHz. Since the MCU will be operating at 90MHz (not 100MHz), the maximum MMC frequency will be 18MHz.





Keypad Interface

The keypad processor on the POG can support up to an 8 x 8 row-by-column keypad matrix. However, this keypad matrix will use a line configuration and not a row-by-column configuration. In the line configuration, when a key is pressed, two different signals will be shorted through the key's switch to ground. Keypad backlighting is controlled by the PCAP. The available backlight settings will be "On" and "Off."

Digital Logic

The baseband architecture will consist of a POG/PCAP based architecture. The POG IC integrates a 32-bit RISC Communications Engine (M-Core), a 32-bit SC140 Quartz DSP core, and an Interprocessor Communications Module (IPCM) along with associated peripherals to provide the main phone processing. The PCAP will handle all of the power supply requirements, analog audio circuitry, and control for numerous other functions.

POG is the baseband processor IC of the 3G chipset solution. POG is crafted to provide a high performance embedded solution at low power for 3G mobile devices. POG is a TriCore processor IC integrating a powerful DSP core, a 32bit MCU RISC core with unified cache and a custom 32bit RISC engine for data movement across the processing domains.

The DSP core is a high performance StarCore with four parallel ALUs, the SC140, with a novel Variable Length Execution Set (VLES) architecture which maximizes the execution of multiple instructions in a single clock cycle. The SC140 enables the emergence computational intensive communication applications. The SC140 is assisted by 3G specific hardware accelerators and timers to optimize performance and power. As part of the 3G support, the Wideband CDMA Signal Processor (WCSP) module implements modem functions required by the CDMA subscriber unit in accordance with the 3GPP specifications.

The 32bit MCU RISC core is the M*Core M341 designed for high performance and low power embedded systems. The M341 embodies an 16K unified cache, integer multiplier and MMU in support of virtual memory management OSes.

Data communication across the cores is handled by a flexible 32bit RISC machine, the Inter Processor Communication Module (IPCM). The IPCM supports flex-

Figure 27. POG Block Diagram



ible data flow between the MCU, DSP and the multimedia peripherals.

A video buffer is embedded as SRAM memory to optimize display rendering while lowering power. POG offers an advanced SDRAM controller to maximize external memories throughput.

Flash Memory

The software requirement is for 128Mb of flash memory. Memory is divided into 16 partitions of 8Mb each. There is one parameter partition and 15 main partitions.

Two 16-bit W18 ICs will be required to meet the 128Mb requirement. The Intel flash is packaged in a 56 active ball BGA packages with .75 mm ball pitch and 7.7 x 9.0 mm footprint.

Figure 28. Flash Memory Block



Power Supply Architecture

Voltage regulation is provided by the PCAP IC. Multiple regulators are used to provide better isloation between sensitive load circuitry and noisy circuitry. The regulators and their load circuitry are illustrated below.



Figure 29. PCAP Power supplies - 1

Figure 30. PCAP Power supplies - 2



Figure 31. PCAP Power supplies - 3



Clock Generation

PCAP can genrate a 32kHz clock either from an internal RC Oscillator or an external crystal. The internal RC oscillator doesn't provide the stabilty that the Rainbow requires for optimal performance, therefore, an external 32.768kHz crystal is used.

The PGM2 pin of PCAP is tied to LCELL_BYP, to prevent the internal RC oscillator from being routed to the 32kHz pin under any circumstances. The 32kHz oscillator will run at all times. It is powered by LCELL, a coincell battery that is also used to maintain the real time clock. The phone will only power up when the 32kHz becomes stable.

Figure 32. PCAP 32kHz Clock



PCAP Audio

TX Audio

The A830 supports three microphone input paths identified as Internal Microphone (AUX_MIC-), Headset Microphone (MICIN-), and External Microphone (EXT_MIC). These three inputs are single endedwith respect to VAG. The proper Microphone path is selected by the MUX controller and path gain is programmable at the PGA.

The Internal Microphone is a single ended through hole part. Following the Internal microphone path, the microphone is biased by R4103 to provide a MIC_BIAS of 2.0V from pin MIC_BIAS1 of PCAP. C4198 is connected to MIC_BIAS1 and MB_CAP1 pin on PCAP to bypass the gain from the VAG to MIC_BIAS1 which keeps the noise balanced. From there, the signal is routed through C4100 and R4101 to AUX_MIC- pin on PCAP, which is the input to the A5 amplifier. The microphone path is tapped off by R4102 to connect the AUX_OUT pin of PCAP, which is the output of the A5 amplifier.

Figure 33. TX Audio Block



The headset microphone path is biased through R4396, which is connected to pin MIC_BIAS2 on PCAP and bypassed with C4199 connected to pin MB_CAP2. From here the signal is routed through C4395 and R4388 to MIC_IN- pin on PCAP, which is the input to the A3

Amplifier. The Microphone path is tapped off after R4388 before the MIC_IN- input to R4389 connected to the MIC_OUT pin on PCAP, which is the output of the A3 Amplifier. The HS_MAKE_DET line monitors the presence of a headset by using R4399 as a pullup resistor and detecting the voltage at A1_INT of PCAP, which passes through R4398. A switching mechanism integrated in the headset jack will open or close the HS_MAKE_DET path to ground, depending on whether the headset is attached or not.

The External Microphone input is connected to the accessory connector for the mobile phone. The path is routed through C4401 and R4401 to the EXT_MIC pin on PCAP. This signal feeds directly to the input multiplexer without an intervening gain stage.

RX Audio

The mobile phone supports four audio output paths. The output of PCAP's internal DAC drives the internal PGA. The output of the PGA can be routed to one of the four supported outputs via the internal multiplexer. These outputs connect to the SPKR+/- amplifier (Handset Earpiece Speaker), the ALERT+/- amplifier (Handset Loadspeaker/Alert Speaker), the EXTOUT amplifier (Accessory connector output), and the ARight/ALeft Out amplifier (Headset Speaker). The single ended Alert mode amplifier (A2) is not used in this design. All outputs use the same D/A converter so only one output can be active at one time. The user can adjust the gain of the audio outputs with the volume control buttons.

The Handset Speaker is driven by PCAP's internal SPKR differential amplifier. Following the speaker path from the PCAP pins Speaker- and Speaker+, they are routed through R34003 and R34002 respectively, and then connected to the transducer. Off the Speaker-path, SPKR_IN is routed through C4002 for the inverting input of the speaker amp A1. SPKR_OUT1 from PCAP is routed through C4000 and C4002 to





Speaker- which is the DAC output of the CODEC. SPKR_IN and SPKR_OUT1 will output their respective bias voltages on these pins during standby times. This is to maintain the voltage across an external coupling capacitor to avoid audio "pops" when the amplifier is enabled.

The headset uses a standard 2.5mm stereo phone jack. The phone will detect the presence of a stereo headset using HS_SPKR_L of the headset jack, which is pulled high by R4395 and connected to the ST_COMP of PCAP (this is an interrupt of PCAP which gets sent to MCU over the SPI bus). This pin will be pulled to a logic low whenever the stereo headset plug is inserted into the jack. The headset may contain a momentary switch, which is normally closed and is in series with the microphone cartridge. When the momentary switch is pressed, the bias current being supplied to the microphone will be interrupted. The phone will detect this action and make an appropriate response to this action, which could be to answer a call, end a call, or dial the last number from scratchpad.

The Headset Speaker is driven by PCAP's internal Left and Right amplifier. Following the speaker path from the PCAP pins ARight_Out and ALeft_Out, they are routed through C4356, R34304 and C4306, R34303 respectively, and then connected to the headset jack. Off the ARight_Out path, AR_IN is tapped off through C4354 for the inverting input of the audio amp ARIGHT. Off the ARight_Out path, AL_IN is tapped off through C4354 for the inverting input of the audio amp ALEFT.

The External Speaker is connected to pin 15 of J5000 (AUDIO_OUT ON/OFF), the accessory connector for the mobile phone. The audio path is routed through R4400 and C4400 and connected to EXTOUT of PCAP. The DC level of this Audio_Out signal is also used to externally command the phone to toggle it's ON/OFF state. The Audio_Out signal connects to PCAP's ON2 pin via R5053 to provide this capability. When a DC level of <0.4V is applied by an accessory for a minimum of 700 milliseconds on the Audio_Out line, the phone will toggle it's ON/ OFF state.

The Alert Transducer is driven by PCAP's ALRT amplifier (A2). The alert path from the PCAP pins ALRTand ALRT+ are routed directly to the alert transducer. Off the ALRT- path, ALRT_IN is routed through R4201 for the inverting input of the alert amp A2. SPKROUT2 from PCAP is routed through C4200 and R4200 to ALRT- which is the DAC output of the CODEC.

Battery Interface

Batteries interface to the main transceiver board via a 4-pin connector (J5400). Motorola approved removable Lithium Ion and Lithium Polymer batteries are supported. Upon power-up, the MCU (through it's integrated One-Wire Interface Module) will interrogate the EPROM located inside the battery package to determine battery characteristics that impact radio and charging operations. Battery validity will also be verified. A thermistor element in the battery package provides temperature feedback.

During normal phone operation, without a charger attached, Q5400 is turned ON so that current can be supplied from the battery to the B+ power node on the transceiver board. When the phone is 'ON', the PCAP IC (U3000) will enable its internal regulators so that transceiver circuitry can be enabled. When the phone is 'OFF', the PCAP IC disables its regulators to disable most active circuitry. In the OFF state, only minimal circuitry will be connected to B+ to minimize 'OFF' state leakage current.

Lithium Ion/Polymer charging is internally supported in the phone. Full rate charging is supported when a valid full rate charger is detected on the accessory interface (J5000). During full rate charging, Q3966 is turned ON so that current can be supplied from the external source to B+. Q5400 will be turned OFF to disconnect the Battery from B+. Based on battery voltage and radio status, charging current will be set by controlling the voltage at the gate of Q3960. A sense resistor (R3961) provides current sense feedback to the



Figure 35. Battery Interface Block

charger circuit. Battery charging will be disabled if an invalid battery is detected, if the radio is transmitting, if temperature is too high or too low, or if the battery voltage is too high.

Reduced rate charging is supported when a compatible lower capacity charger is detected on the accessory interface (J5000). Operation with a reduced rate charger will not allow dead battery or 'no battery' operation.

Bluetooth

The Broadcomm 2033 Single Chip Bluettoth soultion is being used with this mobile phone. The BMC2033 is a Bluuetooth 1.1 compliant stand alone baseband processor with an integrated 2.4GHz transceiver. The baseband section controls all bluetooth functionalityfrom the physical layers to the HCI layer. The radio section includes PLL, VCO, LNA, PA, upconverter, downconverter, modulator, demodulator, and channel select filtering. The fractional-N synthesizer can support multiple reference freqwuencies, including 13MHz and 15.36MHz.The UART interface between Rainbow and BCM2033. The SSI interface between Rainbow, PCAP and BCM2033.

RF GSM Receiver

The RF architecture is a dual mode and quad band architecture supporting GSM at 900MHz, DCS at 1800 MHz, PCS at 1900 MHz and WCDMA at 2100 MHz. It is a dual receiver architecture allowing simultaneous decode of GSM and WCDMA channels to minimize the need for compressed mode operation. Although the architecture supports dual receivers, the design uses only a single antenna by employing a sophisticated diplexing scheme.

The GSM architecture is a direct launch/direct conversion architecture built around the Magic LV and LIFE IC's. The LIFE IC is a direct conversion receiver which converts GSM/DCS/PCS RF signals to analog I & Q.







Receive analog I & Q is converted to digital signals and fed to the DSP within Rainbow by the Magic LV.

The received signal from the antenna is fed to the FEM(Front End Module) through antenna matching components. The FEM is used to route a particular



Figure 38. FEM Block

band (GSM, DCS or PCS) to it's proper RX and TX path. Band selection is done by control lines N_BAND_1 and N_BAND_0_G. Mode selection is done by control lines HL_TX_EN and RX_EN_LIFE.

Once the received signal passes through the FEM, it is fed into one of three transformers, depending on the band, for differential conversion which is then fed into the LIFE IC (U625). The LIGE is a Low IF Front End complete reciever for GSM/DCS/PCS. The following lists the key components within the LIFE IC.

- Four LNAs with balanced inputs
- Two quadrature mixer paths
- Three integrated RX VCOs at 4 GHz
- Bufferred VCO output
- SPI bus for AGC, transformer match, VCO control, and band switching
- All signals within the IC are differential

The differential receive signal is fed into a LNA, AGC amplifier, RF detector, and mixer. The mixer output will be the differential IQ signals which are sent to the Magic IC.

The integrated VCOs within the Life IC provides the channel selectivity function for the receive signals passing through the LIFE IC. The VCO frequency is controlled by the RX_VTUNE line. For proper frequency stabalization, the generated VCO signal is fed to a PLL via RX_VCO_OUT.

The MagicLV IC will provide digital conversion of the received IQ signals which are then sent over the SPI bus to the baseband section. The following provides a functional overview of MAGICLV.

- AGC control for the PMA and AMP
- Level detector for the Sigma Delta Modulator overload - not used
- High dynamic range band pass Sigma Delta Modulator converter
- Complex mixer for the active image rejection
- Programmable and phaseable digital IF to improve image rejection
- Dual Port modulation
- All TX power control functionalities except for RF detection
- Faster PLL lock time and DC adapt time
- Superfilter and four tracking regulators to power the main VCO and IC
- Auxiliary SPI bus which allows the processorto communicate with only one device to control other RF ICs such as the LIFE
- Greater AGC free dynamic range
- 10 bit AOC DAC for greater resolution

RF GSM Transmitter

Any TX data that needs to be sent will be transmitted from the POG IC to the MagicLV via the SSI bus. The data received through the SSI bus is sampled by selecting 1 of 16 GMSK waveforms found in the Lookup Table ROM. This waveform will then be the input to a 9-bit D/A, which will output an analog format that follows the waveform. This signal is then coupled into a loop filter to add in the higher frequency components of the modulation which may have been attenuated in the main PLL path. This will allow the use of a lower bandwidth main PLL to improve the spectral purity of the transmit signal.

The loop filter is designed as an active device that reacts to changes in output frequency of the MAGIC modulated charge pump and in addition to performing the 'smoothing' function to stop any discrepancies in CP voltage being fed to the TX VCO, it also adds the high frequency modulation components from the dual port modulation output.

The Charge Pump voltage is now fed to the TX VCO U570. The TX VCO is controlled by a number of signals. The operating band is selected using the N_BAND_0 and N_BAND_1 control lines. A sample of the generated TX VCO is fed back out on PROUT

Figure 39. GSM TX VCO



to be used within the MAGICLV as part of the TX PLL.

TheTX VCO signal is then split into the 2 buffers, which are independently switched on or off by the signals N_GSM_EXC_EN & GSM_EXC_EN, which will allow output of the TX output frequency into the correct path. The TX signal is then injected into a Dual PA. Band selection for the PA is done with N_BAND_0. The gain of the PA is adjusted with AOC_DRIVE.

The automatic output design consists of a power detector, detector ADC, and TX IF AOC. The power detector U801 couples the radiated power from the output of the PA and then rectifies it into a DC level (DET_AOC). DET_AOC is then sent to a comparator integrated in the MagicLV IC. The comparator will compare the DET_AOC voltage, controlling the gain of the PA, to the sampled voltage at DET_AOC. Any difference in voltage will be applied to the AOC_DRIVE, thus, correctly tuning the PA power level.



Figure 40. GSM TX VCO

The WCDMA receiver architechture consists of dual conversion, zero-IF receiver which is built around MAX2396, and the Harmony Lite ICs. The MAX 2396 provides the first conversion to provide the receive IF and converts the receive IF signal into analog I&Q signals which are fed into Harmony Lite.

The Max2396 (U300) is a fully integrated direct-conversion receiver IC family for WCDMA applications, targeting the emerging 3GPP market.

The Max2396 provides a complete solution for the 3GPP WCDMA FDD receiver (2110-2170MHz, 3.84Mcps) from antenna to baseband I/Q outputs, eliminating the use of an off-chip IF SAW filter and of RFVCO.



Figure 41. MAX2396 Block

The MAX2396 receiver IC has over 90 dB of dynamic gain control, partitioned between RF and baseband sections. It consists of an ultra-low current LNA with on-chip output matching and two-step gain modes. The zero-IF demodulator has a differential circuit topology for best input IP2 and for minimum LO leakage to receiver's input. The channel selectivity is done completely in the baseband section of the receiver with an

on-chip low-pass filter. The AGC section has over 50dB of gain control range. LO quadrature generation is done on-chip trough a divide-by-2 prescaler. The DC-offset cancellation in the I/Q baseband channels is done fully on-chip using a DC servo loop connected over the AGC section. For large DC-offsets transients, very fast settling time is obtain by automatic optimization of the timeconstant of the DC-offset cancellation circuit.

The AGC ensures that the I/Q inputs to HARMONY LITE are at constant signal level. The IF_AGC line is controlled by HARMONY_LITE with a DC control range of 1.2V to 2.1V.

The MAX2396 includes a 3-wire serial bus for PLL programming and for configuring the different receiver modes. The MAX2396_SHDN* line is used for full device shutdown and the MAX2396_ILDE* line is used for device idle mode.

RX_RF_ATTEN controls the LNA gain control pin of the MAX2396(U300), allowing high gain mode operation for low RF signal conditions and low-gain mode for high RF signal conditions. IF_ATTEN controls the mixer gain control pin of the MAX2396, allowing high gain mode operation for low IF signals and low gain mode for high IF signals.

The MAX2396 VCO frequency is controlled by an external phase lock loop (PLL) synthesizer found in the Harmony Lite. The VCO output frequency at RX_PRE_1 and RX_PRE_2 is through a divide-by-3 prescalar. The VCO output signal is then fed into the PLL synthesizer found in the Harmony Lite. The internal phase detector within Harmony Lite drives the charge pump, RX_CP. The RX_CP line drives the tunable resonant network, altering the VCO frequency and closing the loop.

The I&Q signals go through a differential convertion prior to being fed into the Harmony Lite. The Harmony Lite will then convert the analog I&Q signals into digital. The following lists some WCDMA receive functions of the Harmony Lite.

- Autonomous mixed-mode AGC loop
- Digital DC offset correction
- Gain/Phase equalization
- Interleaved 6-bit parallel IQ samples to WCSP latched at 30.72MHz

The digital I&Q signals will then be fed into the WCSP module of the POG where RX bit rate data is converted to chip rate data.

RF WCDMA Transmitter

The Wideband architecture is a dual conversion architecture built around the Harmony Lite, a MAXIM IC and the WCSP (Wideband CDMA Signal Processor), which is integrated in the POG IC. The MAXIM IC up mix the RF signals and modulate analog I&Q. The Harmony Lite IC converts between analog I&Q signals and chip rate data. The WCSP provides the interface between the RF sections and the DSP within the POG. The WCSP converts between chip rate data and TX bit rate data.

TX data that needs to be sent will be transmitted from the POG through the WCSP and then Harmony Lite. The Harmony Lite will transmit a 300mVpp differencial TXI and Q signal to the MAX2395 IC with a DC bias of 1.4V.

The MAX2395 is a fully monolithic quasi-direct modulator IC for use in WCDMA/UMTS transmitters. The quasi-direct modulation architecture reduces system cost, component count, and board space compared to transmitters using IF SAW filter with IF VCO and IF synthesizer blocks.

The MAX2395 includes I/Q baseband filters, an IF I/ Q modulator with VGA, a fully monolithic VCO with PLL, a up-converter mixer with VGA, and a power amplifier driver. The differential baseband I/Q signals are modulated onto a variable-IF carrier in the 384 396MHz band; The IF signal is then up-converted to the 1920 - 1980MHz band. On-chip Image rejection in the 2688 - 2772 MHz frequency band is done with



Figure 42. MAX2395 Block

an integrated notch filter. The RF VGA and IF VGA provide a nominal 90dB of output power control. The use of the quasi-direct modulator scheme ensures excellent carrier suppression over the total power control range. In addition, only one on-chip VCO and one integer-N PLL are needed to generate both LO signals for the IF and RF sections. The on-chip component matching by monolithic integration at IF frequencies results in excellent phase accuracy and amplitude balance.

The PLL operation is programmed by loading data on the SPI/Microwire compatible 3-wire serial bus. In addition, the WCDMA required compressed mode can be selected via an external IDLE pin.

The Power amplifier has a gain from 28 to 32 dB for maximum power. During low power mode, the gain of the PA is controlled with TXDAC3 and TXDAC4. TXDAC2 is used to control the load switch for switching to high and low power modes.

The amplified WCDMA carrier is fed into a RF coupler device which has an integrated RF detector. An RF detect and Temp Comp signal will be reported to Rainbow for computing of RF out; used only at high end of the transmitter range.

The isolator provides a stable PA load. It also protects the PA from interfering with other frequency bands. Finally, it gaurds against IM products being produced by the transmitter and affecting receiver circuits.



Figure 43. WCDMA PA Block

Service Diagrams

Introduction

The service diagrams were carefully prepared to allow a Motorola certified technician to easily troubleshoot cellular phone failures. Our professional staff provided directional labels, color coded traces, measurement values and other guidelines to help a technician troubleshoot a cellular phone with speed and accuracy.

We worked hard in trying to provide the best service diagrams, therefore, to avoid cluttered diagrams, we may exclude some components from the service diagrams. Our professional staff carefully selected to excluded components that are unlikely to fail.

Test Point Measurements

The measurements labeled on the service diagrams are approximate values and may vary slightly. These measurements are dependent on the accuracy of the test equipment.

It is strongly recommended that the test equipment calibration schedule be followed as stated by the manufacturer. RF probes should be calibrated for each frequency in which tests are going to be performed.

The types of probes used will also affect measurement values. Test probes and cables should be tested for RF losses and loose connections.

Because of the sensitivity of RF, measured readings will be greatly affected if they're taken in certain locations. To get the most accurate readings, take measurements nearest to the labeled measurement on the service diagram.

Diagrams

All illustrated diagrams relate to the latest available hardware during development of this document. Some diagrams may deviate slightly in design when compared to actual field returns. Please contact your local Motorola service support center for document updates that may relate to current designs.

The following diagrams are illustration in this section,

- Board Layout Side 1
- Board Layout Side 2
- Signal Flow Diagram
- Schematic Diagrams



Motorola Confidential Proprietary

5-2

Figure 45. Layout Side 2



Motorola Confidential Proprietary

Draft 1.0



Motorola Confidential Proprietary

ъ 4

A835





5_36M SENSE	BB_CLK_15_36M TEMP_SENSE	BB_CLK_15_36M TEMP_SENSE
X_FRM	BBIF_RX_FRAME BBIF_TX_FRAME	BBIF_RX_FRAME
X_FRM F_CLK [7:01]	BBIF_CLK BBIF_TX(7:0)	BBIF_CLK BBIF_CLK BBIF_TX(7:0)
[7:2]	TX_RX_FRROR	BBIF_RX(7:2)
FKKUK	HARMONY CS	IX_RX_ERRUR
NY_CS _MISO I_CLK	WB_SPI_CLK WB_SPI_CLK WB_SPI_MOSI	HARMONY_CS WB_SPI_MISO WB_SPI_CLK
_MUSI Ecet _*	RF_RESET*	WB_3FI_MU3I
K_EN* RX ON	BLUE_CLK_EN* WB_RX_ON	BLUE_CLK_EN* WB_RX_ON
_RAMP X_ACQ	WB_TX_RAMP WB_RX_ACQ WB_TX_SLOT	WB_TX_RAMP WB_RX_ACQ
_SLOT _SLOT	WB_RX_SLOT AOC_PWR_UP_DOWN	WB_TX_SLOT WB_RX_SLOT
WR_UP REKEY	WB_TX_PREKEY	AUC_PWR_UP_DUWN WB_TX_PREKEY
X_ACQ	NB_RX_ACQ	NB_RX_ACQ
_KEYM	NB_TX_KEYM	NB_TX_KEYM
X FN*	NB_TX_EN*	NB TX FN*
C_EN*	NB_EXC_EN*	NB_EXC_EN*
_FLAG	DEI_FLAG	DET_FLAG
	CLK_SEL	
N_JEL	MAGIC_CS	ULK_SEL
MOSI	NB_SPI_MOSI NB_SPI_CLK	NB_SPI_MOSI
15_36	REF_15_36 (For GPS) DMCS_MAGIC	REF_15_36
MAGIC BDX	BDX	DMCS_MAGIC BDX
BFSR BCLKX	BCLKX	BFSR BCLKX
BCLKR BDR	BDR	BCLKR BDR
BFSX	DD (1 / 12M	BFSX
K_13M		BB_CLK_13M
THCLK	BLUEIUUIHULK	BLUETOOTHCLK
TX_EN	HL_IX_EN	HL_TX_EN



3

RF







SHIELD

2688107N03

		4	
	Engineer: Ed Naddeo Drawn by: Ed Naddeo	(A) MOTOROLA	INC.
-	R&D CHK : DOC CTRL CHK :	TITLE: Talon Integrated	Size: 11x17
-	MFG CTRL CHK: QA CHK:	Top Level REV: Drawing Number: Page:	Of:
-	Changed by: Ed Naddeo	Date: January 7, 2003	Time: 10:43:18 am
SH15			
-⊤¬−1´SHIELD 까ੑੑੑੵੑੑੑੑੑ≍ੵ 2688111N01			
Υ Υ Υ Υ Υ Υ Υ Υ Υ Υ			
SH13 SHIFLD			
= ♀ 2688109N03			
ELD			
3NO3			
M7902			
SHIELD			

1	2	3	







								Dav	e Suar
								Dra	wn b
								R&C) CHK
								DOC	CTR
								MFG	CTR
	Change Dave Su	ed by uarez	Date	Changed _{Jul}	ly 30,	, 2003	Time 3:59:05 pm	QA	СНК
4			5				6	·	
	•				•				

	7		8		
					A
					В
36 REF_15_36 .01 WB_TX_SL VOR RF_RESET VOR WB_TX_PRI SE WB_TX_PRI SE BLUETOOTI ME BLUETOOTI ME BBIF_RX_F OUT BBIF_RX_F WB_SPI_M BB_CLK_1!	6 0T * EKEY SE HCLK FRAME ISO 5_36M	——————————————————————————————————————			С
DBIF_CLK					D
ineer e Suarez wn by e Suarez CHK CTRL CHK CTRL CHK CHK	TITLE RF_TOP REV Dra P6C 82	MOTORO 600 N US Libertyv wing Number 187729N06	LA INC, S HWY 45 /ille, IL Sheet	Size	E



4	5	6

					Engin
					Drawn Dave S R&D C
					DOC C
					MFG C
	Changed by Dave Suarez	Date Changed	ry 5, 2003	Time	QA CH
4		5		6	
					I

7	8						
		A					
SX							
	─────────────────────────────────────	В					
GSM_EXC_EN N_GSM_EXC_EN							
GND_RF C902DNP 47.pF 2113743N42 R975 0662057M01 C901DNP 47.pF 0662057M01 C901DNP 2113743N42	RX_ACQ_MAGIC RX_ACQ_MAGIC	С					
CND_RF	⊂SDTX >TX_CLK	D					
neer Suarez In by Suarez CHK TITL CTRL CHK	COMPANY NAME Address City SSM_TOP	E					
CHK REV P3	Drawing Number Sheet of 8487729N01 8						
1 A	2 3		5	6		7	8
--------	--------	---	---	--	---	------------------------------	------------
		VRF_REF_2_47 VRF_RX_2_775V C684 C684 C685 .01uF 2113743	VRF_RX_2_775V VRF_EXT_2_5V VRF_EXT_2_5V VRF_EXT_2_5V VRF_EXT_2_5V VRF_EXT_2_5V VRF_EXT_2_5V VRF_EXT_2_5V VRF_EXT_2_5V C662057N30 0662057N30 0662057N30 SHORT C6886 1.0UF C6886 1.0UF		L I F REF	- E IC - # 600-649	
B	GSM_RX	$GSM \xrightarrow{PORT1}_{GND_{RF}} GND_{RF} \xrightarrow{C677}_{27\rhoF}_{2113743N36}$	MAGIC_SF CG01 3pF 2113743N13 GND_RF AUX_SPI_CLK RX_EN_LIFE LIFE_CE E3 SPI_CLK B3 RX_EN LIFE_CE E5 SPI_CLK E4 SPI_CLK B3 RX_EN E5 SPI_CLK F5 SPI_CLK SPI_CLK F5 SPI_CLK F5 SPI_CLK SPI_CLX	$\begin{array}{c} & \begin{array}{c} & \begin{array}{c} & \\ & \\ & \\ & \\ & \\ & \\ & \\ & \\ & \\ & $	C609 150oF 2113743N54 RX_0_X		В
C	DCS_RX	T601 HHM1410 5885949K09 CG79 2113743N36 CG80 27pF 2113743N36 CG80 27pF 2113743N36 CG80 27pF 2113743N36 CG80 27pF 2113743N36 CG81 27pF 2113743N36 CG81 27pF 2113743N36	CND_RF GND_RF GND_RF GND_RF GND_RF GND_RF GND_RF GND_RF CSC LNA2INX AG LNA2INX AG LNA2INX AG LNA2INX AG LNA2INX AG LNA2INX AG LNA2INX AG LNA2INX AG LNA2INX AG LNA2INX AG LNA2INX AG LNA2INX AG LNA2INX AG LNA2INX LIFE_30PIN AG COINX CSC LAG AGC_TP AGC_TP AGC_TP AGC_TP CM AGC_FLAG AGC S109940K41 AGC S109040K41 AGC S10904	0X I I I I I I I I I I I I I	3L05 RX_I 3L05 C606 150pF 2113743N54 RX_I_X S F 743L05		C
	PCS_RX	GND_RF		GND_RF 615 220 0662057M58 RX_VCO_OUT			
D							D
					Engineer Brian Elfers Drawn by Brian Elfers R&D CHK	COMPANY N Address City	AME
E	2 3	4	Changed by Date Chang Dave Suarez 5	ed _{January} 21, 2003 ^{Time} 6	DOC CTRL CHK MFG CTRL CHK QA CHK	REV Drawing Number Shee 7	et of 8



							Eng Bria Dra Bria R&D DOC	IN an WN an C C
	Change Dave S	ed by uarez	Date Changed	lanuar	`y 21, 2003	Time	QA	CH
4			5			6		





4	5	6

	7		8		
					A
					В
DC	S_PCS_TX				С
					D
ineer Manente Wn by Manente CHK CTRL CHK CTRL CHK	TITLE GSM_T GSM_T	COMPAI Add K_D Transmitter	VY NAME dress ity	Size	E



WCDMA Backend WB_RXI WB_RXIX WB_RXQ
WB_RXQX REF_OSC_OUT
WB_ASPI_CE_1 BBIF_RX_DATA(9:0) GPI_0 RX_FRAME RX_FRAME AGC_DAC_OUT BBIF_CLK BBIF_RX_CLK SMO_9 RX_RF_ATTEN TX_FRAME TX_FRAME RX_RF_ATTEN TX_FRAME RX_PRE_1 TX_DATA(9:0) RX_PRE_2 POR RX_CP SPI_CE HL_RX_SF SPI_CLK SPI_CLK
IF_ATTEN SPI_DATA_IN SPI_DATA_IN SM0_23 SPI_DATA_OUT SPI_DATA_OUT CLOCK_OUT SPI_DATA_OUT SPI_DATA_OUT SM0_7 REF_H_A REF_H_A SM0_5 AOC_PWR_UP_DOWN AOC_PWR_UP_DOWN TXDAC_0 TX_RAMP TX_RAMP SM0_3 TX_SLOT TX_SLOT TXDAC_3 TX_PRE_KEY TX_PRE_KEY
TXADC_0 RX_ACO WB_ASPI_CE_2 RX_SLOT WB_ASPI_DATA RX_ON WB_ASPI_CLK RX_ON TXDAC_1 TCXO_EN_IN TXADC_1 TCXO_EN_IN
SM0_15 SM0_21 HL_TX_SF WB_TXQ WB_TXQX WB_TXI
WB_TXIX TCXO_REF
Engineer: Brian Elfers Drawn by: Brian Elfers R&D CHK: DOC CTRL CHK:

Brian Elfers Drawn by: Brian Elfers	(A) MOTOROLA	INC.
R&D CHK:	TITLE: Talon_rev_0	Size: 11x17
DOC CTRL CHK:		
MFG CTRL CHK:		
QA CHK:	REV: Drawing Number: Page: P3 8487729N03	Of:
Changed by: Dave Suarez	Date: Friday, April 20, 2001	Time: 4:07:28 pm

	1	2	3	4	5	6
A	1 MOTOROLA INTERNAL USE ONLY					
В				VRF_RX 2 220nH 2462587039 R C361 01UF 2113743L41 GND_RF	RX_VCCD C360 C360 C360 C360 C360 C360 C360 C360 C360 C360 C113743N18 GND_RF RX_VCCA	
С			T300 HHM1525 PORT1 GND_RF GND_C GND_RF GND_C GND_RF GND_C GND_RF GND_C	L310 6.8nH 2409154M61 MAX2396_IDLE+ MAX2396_SHDN: MAX2396_SHD	R319 WB_ASPI_CLK R321 GND_RF GND_RF GND_RF GND_RF R319 WB_ASPI_CLK R322 GND_RF GND_RF GND_RF GND_RF WH AND ON GOOD R322 170 DDLE GND_RF GND_RF GND_RF MAX2391_CS R5CLK SHORT SHORT CSCLK CSCLK CSCLK MAX2391_CS R5CLK SHORT CSCLK CSCLK CSCLK CSCLK MAX2391_CS R5CLK SHORT CSCLK CSCLK CSCLK CSCLK MAX2391_CS R5CLK SHORT CSCLK CSCLK CSCLK CSCLK MAX2391_CS R5CLK CSCLK CSCLK CSCLK CSCLK CSCLK MAX2391_CS CSCLK SHORT CSCLK CSCLK CSCLK CSCLK MAX2391_CS CSCLK CSCLK CSCLK CSCLK CSCLK CSCLK <th>RX_{VCCD} RX_{VCCD} RF $C313$ $C313$ $010F$ GND_{RF} RX_{PRE_1} RX_{PRE_2} RX_{PRE_2} RX_{PRE_2}</th>	RX_{VCCD} RX_{VCCD} RF $C313$ $C313$ $010F$ GND_{RF} RX_{PRE_1} RX_{PRE_2} RX_{PRE_2} RX_{PRE_2}
D			FL300 RX_ SNF2G14KB0 9109239M28 UT IN CND_RF	_CP	HB_ASPI_DATA	
E						
	1	2	3	4	5	6



		7			8	_
						A
						С
R333 B SHOR	3 ●2 ₩B_RXQ T					
R337 SHOR	7 ² T WB_RXQX					
R338	³					
R339	9 ●2 WB_RXI T					
			_			
			Engineer: Randy Wies Drawn by: Randy Wies	ssner MOTC	DROLA INC.] E
			DOC CTRL C	TITLE: wcdma_rx	Size: D	
			QA CHK:	REV: Drawing Numb P6 8487729N0	ber: Page: Of: 6	-
		7	Lonanged by Dave Suarez	y. ^{Date} June 12, 2	003 1:me: 4:33:16 pm	
		1			8	

	 1	2			3
A					
B					VRF_RX_2 WB_RXIX WB_RXIX WB_RX0X WB_RX0X SM0_3 SM0_5 SM0_7 SM0_9 RX_RF_ATTEN AGC_DAC_OUT
С			RX_PRE_1	C156 	WB_TXI WB_TXIX WB_TXOX
D			RX_PRE_2	C157 - _22pF	
E	1	2			RX_CP <



7			8	
WB_ASPI_CE_2				A
WB_ASPI_CE_1				
WB_ASPI_DATA				
				B
E100		F	POR	
SHORI 10	E101 HORT <u>E102</u> SHORT 10-0-2	E103 SHORI	PI_CE PI_DATA_IN PI_DATA_OUT	
9			PILULK BBIF_RX_DATA(9:0)	
5 375v 1				
			> BBIF_CLK > RX_FRAME	
VRF_DIG				
	C120 0.1uF 2113928N01] TX_DATA(9:0)	С
] TX_FRAME	
VRF_DIG_1_875V ▲ C121 ↓ ↓ ↓ ↓ ↓				
0.1uF			Ίταν εν τν	
		C	> REF_H_A	
tiad tagathan				
BGA anchor pad.				
				D
	Englineer Eric H Drawn, by	aakenson	AOTOROLA INC.	
	R&D CHK: DOC CTRL	CHK: HAR	MONY LITE	-
	MFG CTRL QA CHK:	CHK: TAL REV: Drag	ON INTEGRATED wing Number: Page: Of: 487729N06	_
	Changed Dave S	by: Date: uarez	June 12, 2003 Time:]
7			8	



4		5	6
	Interstage fi	lter 1920 - 1980	
	C413 12pF 2113743N28	SAF 1G95KB0 9109239M16 0UT IN CR GND_RF	R229 VCC_ANA >> 2 SHORT1 C213 .01 uF 10pF 2113743L41 2113743N26 GND_RF GND_RF

VCC_ANA >>>

C200

2409377M0

.01uF GND_RF 2113743L41

C201DNP 1pF 2113743N03

GND_RF

C202

Power Amplifier 420 - 449

C441 _____ .01uF ____ |2113743L41 ____

C442DNP 100pF 113743N50

C443DNP 100pF _____ 2113743N50

GND_RF

R431 0 0662057M01

0662057M01

0662057M01

R432 0

PA_BIAS1

PA_BIAS2

BATT+

C421 .01uF 2113743L41 C420 15pF 2113743N30

GND_RF 4.7uF

EN_VEN

VBA1

VBA2

2113743626 _____ | GND_RF

ę

VCC3 VCC2 VCC1

U400 PA2001_5W 5109908K55

C21<u>5</u> 0.1uF 2113743M24

GND_RF

VCC_DIG

HL_TX_SF 🗁 🖣

C218 10pF____ 2113743N26

GND_RF

R205 47K 0662057N15

TP_VCO TEST_POINT

TP_VCO+ TEST_POINT

 \bigcirc^1

GND_RF

GND_RF	440 GND_RF 10RT 2113743L41 GND_RF V	VRF_REF_2_775V RF_TX_2_775V □ VMODE			UNDEN
VRF_TX_2_775V	100pF 2113743N50 GND_RF				Fnai
C448 10pF NCO 1 2113743N26 C448 10pF NCO 1 NC 2 C44 C44 C44 C44 C44 C44 C44 C4	> TEMP_SENSE uF 3743L41			Timp	John Draw John R&D DOC MFG
	Dave Suarez	Jun	e 12, 2003	4:39:58 pm	
4		5		6	





2				3		
					MOTOROLA CONFIE)ENTIAL PR
POG BLOCK POG PCAP_CLK_	PCAP_CLK	<_IN				
emories			CE Bus Co	onnector		
Video VID_RT AGPS LOGIC_SEN VID_CT	S* VID_RIS* SE LOGIC_SE S* VID_CTS	* VID S* VID)_RTS* GIC_SENSE) CTS*			
swB+_	EN SWB+	_ENSWE	3+_EN			
hk Mut Dsf	SW MUTE E* DSEL	* HKS 2 MUT DSE	5W E * - L 2	BATT_FDBK	BATT_FDBK D+	
DSE DSE	LI DSEL LO DSEL	0 DSE		D	AUDIO IN	
OP OP DATALO	T2 G*	LOG* DAT	I 1 F2 FALOG*	AUDIO_IN — AUDIO_OUT —	AUDIO_OUT	
] 	uataath	
	E BLU	JETOOTH_WAKE*				
BLUETOOTH_IN BLUETOOTH_IN BLUE	E* BLU T* BLU	JETOOTH_INT* JE_TX JE_CIC*		BLUETOUT BLUETOOT BLUE TX	H_WAKE* H_INT* BLUF CLK FN*	——————————————————————————————————————
BLUE_CT BLUE_RT BLUE_	S* BLU S* BLU	JE_CTS* JE_RTS* JE_RX		BLUE_CTS BLUE_RTS BLUE_RX	* BLUETOOTHCLK	
WB_SPI_C WB_SPI_MO WB_SPI_MI HARMONY_	LK WB_S SI WB_S SO WB_S CS HAR	SPI_CLK SPI_MOSI SPI_MISO MONY_CS		ASAP_FS ASAP_CLK ASAP_RX ASAP_TX	CLK_32_768K_BUFF	
CLK_32_768K_BU	FF	BUFF				
	٨٩٨	PEQ		JAP (P(DWER/AUGIO/	1
ASAP_ ASAP_C	FSASA LKASA	P_CLK	AS/	AP_FS AP_CLK AP_PY	AUDIO_OUT AUDIO_IN	
ASAP_ STEREO_	TX ASA FS STE	P_IX [REO_FS [REO_CLK	AS/ STE	AP_TX EREO_FS	D - D +	
STEREO_C STEREO_ VSIMC	LK STE TX VST	REO_TX MC_EN		EREO_CLK EREO_TX MC_EN	BATT_FDBK	
MUXC	TL MUX		MU>	KCTL	PCAP_CLK_IN	
BATT_ RXD.VM	IO RXD IN TXD	. VMIN . VPOUT	BAT	TT_IO D.VMIN	ALRT+	
RTS*.XR USB_TXE	XD N*	* , XRXD _ TXEN*		5 * . XRXD 3 _ TXEN *	ALKI-	
USB_VMO USB_VP	UT USB	_VPIN _DETECT		3_VMOUT 3_VPIN	US MAKE DETEST	
BB_SPI_C BB_SPI_MI	LK BB_ SO BB_	SPI_CLK SPI_MISO	USE BB_ BB	SPI_CLK	HS_MAKE_DETEUT HS_MIC HS_SPKR_I	
BB_SPI_MO PCAP_	SI PCA	P_CS	BB_ PCA	SPÍ_MÓŠÍ AP_CS	HS_SPKR_R	
PCAP_I PCAP_RESE	NT PCA T* USE	P_INT P_RESET* R_OFF	PC/	AP_INT AP_RESET*	TEMP_SENSE	TEMP_SENSE
USER_U POWER_FA PCAP_MCU_RESE	IL POW	ER_FAIL P_MCU_RESET*	USE POV	_R_UFF Ver_FAIL AP_MCU_RESET*	« ON OFF FND*	
WATCHD	OG CLK	_32_768K		TCHDOG	ELEN1	
ULK_32_76 NB_STAND VID GPS5 S	8K NB_ BY FI	STANDBY GPS5_SEL		L_32_768K _STANDBY) GPS5_SFI	N _ N 1B	
MIDRATE	1 1 -2 NR	ikaie_i DRATE_2 TX_KFYM		DRATE_1 DRATE_2	EAR_SPKR-	
NB_IX_KE BATT_FDBK_ BATT_DF	SW BAT	T_EDBK_SW T_DETB		_IX_KLYM IT_FDBK_SW IT_DFTR	LAK_JENK-	

NB_TX_KEYM

EAR_SPKR+		
EAR_SPKR-		
V_VIB	_	
ELEN1		
ON_OFF_END*		
HS_SPKR_R		
HS_SPKR_L		
HS_MIC		
HS_MAKE_DETECT		

ALRT-ALRT+ REF_15_36

		4	
PROPRIETARY	Engineer: John S. Kerr Drawn by:	MOTOROLA	INC.
	R&D CHK : DOC CTRL CHK : MEG CTRL CHK :	TITLE: Talon Integrated Baseband Top Level	Size: 11x17
	QA CHK:	REV: Drawing Number: Page:	Of:
	Changed by: Ed Naddeo	Date: Monday, March 4, 2002	Time: 10:39:56 am



	R3000 0.1	SW1_OUT	R3001	VBUCK 2 25V	
		C3000 C3001 10-F 2113928C12 CND_RF C3100 C3100 C3101 10-F SW3_OUT	SHORT R3103 CHORT	→ VB00ST_5_5	ΞV
C3205 C3205 4.7uF	U3206 LTC3406 4 VIN VFB RUN SW VMEM_1_875V GND_RF	CND_RF L3206 2.2UH C3208 R3210 240K 0662057V40 GND_RF GND_RF GND_RF GND_RF	R3208 Gene SHORT _ 10uF 7 RF	VCC_IN VCC_OUT R3960 SHORT	MAIN_1_55V
	C3200 C 10uF 1 GND_RF	R3204 3201 V1_OUT SHORT V2_OUT C3150 1.7.0F 12020004	R3153 VA SHORT	1EM_1_875V	
	CND	V3_OUT R3350 V3_OUT R3350 C3350 SHORT - 10∪F - 2113928C12	⊳ VLV	'IO_1_875V	
	CND-	RF V4_OUT C3250 4.7UF 2113928004 RF V5_OUT	R3251 SHORT ► V	'RF_REF_1_875V GPS_RF_2_775V	
, ,	V6_DUT1 B+ 303403 C3402 0.1uF C3402 0.1uF CMD-	V6_0UT	R3402 SHORT V R3404 SHORT V	/RF_TX_2_775V /RF_REF_2_775\	/
		V7_UU1 -C3450 -4.7UF 211392604 Z RF V8_OUT C3950 E 4.7UF GND_RF V0_OUT	R3951 VE	<pre>{F_DIG_T_875V }LUETH_1_875V ,</pre>	/CC_IN 03961 VCC_OUT ▲ SI8405DB ▲
C3601 = 0.1uF - RF UT 1		V9_0UT C3550 = 4.7uF GND_RF = 100	R3553 SHORT ► VR	<pre></pre>	
2	R3504 0.1	V10_OUT - C3600 - 4,70F 2113928094 CMD_RF - C3500 - C3501 - 100F - 100F - 1113928012 - 2113928012 - 211392801 - 211392800	R3503 SHORT	VIO_2_775V	
<2_OUT1	R3561 0.1	GND_RF VAUX2_OUT _ C3560 C3561 _ 10uF GND_RF VAUX3_OUT	R3560 SHORT ► VR	:F_RX_2_775V 	
23310 HORT 310	► V_FALC_2_8	C3801 4.7uF GND_RF ILC7081 OFF VADJ GND_RF C3701 00F GND_RF	R3701 SHORT SHORT 23702 0.1uF	′CAM_3_0V	
	_FALC_1_8V Engineer: Bok Koh & Chuck Fara		Plot TORO	Scale = 0 MAINC	, 8 •
+	John Kerr, Bok K. & Chu R&D CHK : DOC CTRL CHK : MFG CTRL CHK :	TITLE: Talor Power	n Integra n and Au	ated Size: dio	
-	QA CHK: Changed by: Amanda H. & David D.	REV: Drawing Date:5/3/	Number: 02	Page: Of Тіме: 1:36:56 р	



Date : July

		4	
2001	Engineer: <u>Dave Stubbs</u> Drawn by:	A MOTOROLA	INC.
	R&D CHK:	TITLE:	Size:
	DOC CTRL CHK:	Rivet ooth	
	QA CHK:	REV: Drawing Number: Page:	Of:
	Changed by:	Date:	Time:
	Dave Suarez	February 24, 2003	



			5	
	4 1 3 A	Engineer: Ed Naddeo Drawn by:	A MOTOROLA	INC.
GND_RF	FRNT_LIGHT_CTRL	R&D CHK : DOC CTRL CHK :	TITLE: TALON INTEGRATED Misc Connectors	Size: 11x21
R5202 SHORT C5 33	33pF C5204	MEG CIRL CHK: QA CHK: Changed by: Ed Naddeo	REV: Drawing Number: Page: 1 Date: Monday, April 23, 2001	Of: 1 Time: 11:27:59 am
GND_RF GND_RF GND_RF	DISPLAY_CS			
C5208 C5208 C5208 C5208 C5208 CND RE	DISPLAY_SPI_DATA R5201 SHORT C5209 33pF GND_RF			
	DISPLAY_ON C5203 C5203 C5203 LCD_HSYNC 33pF LCD_VSYNC			
2_775V	IRDA_TX IRDA_SD			
ND_RF	IRDA_RX			
VSIM GND_RF	VR5100 6.8V VSIMC			
R5504 0 C5501DNP 10pF	VSIM_IO			
UNU_KF				



 \square

		4	
	Engineer:		
	Drawn by:	WWOIOROLA	ING.
	R&D CHK:	TITLE: TALON Integrated	Size:
	DOC CTRL CHK:	CE Accessory Connecto	ŕ
	MFG CTRL CHK:		
		REV: Drawing Number: Page:	
	Changed by: Ed Nadden	Date: 4/3/02	Time:
VID_RTS*			
VID_CTS* HKSW			
DATALOG*			

	[
		MUXCTL MUXCTL		
	-FLASH_LBA* -FLASH_CLK	LOGIC_SENSE LOGIC_SENSE		
	-FLASH_CS* -FLASH_OF*	USB_DETECT USB_TXEN*		
	-FLASH_WE*	USB_VMOUT USB_VPIN		
	SDRAM_DQML			
	ADDR[24:0]	RTS*, XRXD RTS*, XRXD		
	-SDRAM_MALTITU. -SDRAM_CS*	DSELU DSEL1 DSEL1		
		POG Hiearachy Block		
		MCIL and IPCM Perioheral Interface OPTI		
		Memory & Test Interface		
	-BB_SPI_MISO	DSP_Interface ULK_32_768K WATCHDOG WATCHDOG		
	-BB_SPI_ULK -BB_SPI_MOSI	Power PCAP_INI PCAP_MCU_RESET* PCAP_MCU_RESET*		
	PCAP_CS	POWER_FAIL USER_OFF USER_OFF		
	-RF_RESET*	BLUE_TX BLUE_TX		
	–BESR	BLUE_RX BLUE_RTS* BLUE_RX BLUE_RTS*		
	—BDR —BCLKX	BLUE_CTS* BLUE_CTS* BLUETOOTH_WAKE* BLUETOOTH_WAKE*		
	BFSX BDX	BLUETOOTH_INT*		
	DMCS_MAGIC	DISPLAY_SPI_CLK DISPLAY_CS DISPLAY_CS DISPLAY_CS		
	-BB_CLK_13M -NB_STANDBY	DISPLAY_SPI_DATA DISPLAY_SPI_DATA		
	—NB_CLKSEL —NB_EXC_EN*	DISPLAY_ON FRNT_LIGHT_CTRL FRNT_LIGHT_CTRL		
	—NB_RX_ACQ —NB_TX_EN*	LCD(15:8) LCD_CLK		
	-NB_IX_KEYM	LCD_HSYNC LCD_VSYNC		
	-NB_SPI_CLK -NB_SPI_MOSI			
	-MAGIC_CS	KEYL0:12J		
		PCAP_CLK_IN	VID_GPSb_S	SEL
	-DET_FLAG	ASAP_CLK ASAP_CLK		
	-BB_CLK_15_36M	ASAP_TX ASAP_RX ASAP_RX		
	-WB_RX_ON	STEREO_CLK STEREO_CLK	> VID_RIS*	
	-WB_TX_PREKEY	STEREO_TX STEREO_TX STEREO_TX		
	-WB_PA_ENABLE	MIDRATE_1 MIDRATE_1		V
	BBIF_RX_FRAME	MIDRATE_2 MIDRATE_2 BATT_IO BATT_IO		V
	BBIF_KX[7:2]	VID_GPSb_SEL VID_GPSb_SEL VID_GPSb_SEL		G
	BBIF_CLK	VID_GPS_TX VID_GPS_RX VID_CLK		
	WB_SPI_CLK	VID_DIC* VID_RTS*		
	WB_SPI_MUSI WB_SPI_MISO	VID_RIS* VID_CTS* VID_CTS* VID_CTS* VID_DECET* VID_RESET*		ום אסמד ככ
>	HIGTM TO	VIU_KESEI*		. JC _ 100N _ BI
	USIM_CLK	GPS_BOOT_SEL		
	VSIMC_EN HISTM PD*	GPS_RESET*		,
		RATT FORK QUI	Emboddod SD	REF 15
Ĭ	HIRDA_TX HIRDA_RX			NLI LIJ.
- 	FINITE GRN	MMC_CMD MMC_DAT		
]]	FUNLITE_RED			
_		BATT_DETB HI TX FN		

			5		
	4 1 3 A	Engineer: Ed Naddeo Drawn by: Ed Naddeo R&D CHK: DOC CTRL CHK: MFG CTRL CHK: QA CHK: Changed by: wlen01	TITLE : REV : [1.0 & Friday,	MOTOROLA Talon Integrated Core Logic Drawing Number: Page: 3488888x88 te: March 1, 2002	Of: 1:16:44 pm
-SEL VIDEO DATALOG* VID_RTS* VID_CTS* VID_CTS* VID_GPSb_SEL VID_GPSb_SEL VID_GPS_TX VID_GPS_RX					
GPS_TX GPS_RX VID_CLK K_32_768K_BUFF CPS_TX GPS_RX GPS_BOOT_SEL GPS_RX GPS_BOOT_SEL GPS_RESET* VID_GPS_ON_B VID_GPS_ON_B REF_15_36 REF_15_36	S 58K_BUFF _SEL T* DN_B				

			4	
LVIO	4 1 3 A	Ed Naddeo Drawn by: Ed Naddeo	- MOTOROLA	INC.
		R&D CHK:	TITLE: TALON Integrated	Size: 11x17
936 <u>–</u>	C1038	MFG CTRL CHK:	POG Accessories Interface	
		QA CHK:	REV: Drawing Number: Page:	Of:
		Changed by:	Date:	Time:
			Tuesuay, rebruary 20, 2002	

		4	
413A	Engineer: Ed Naddeo	A MOTOROLA	INC.
	R&D CHK:	TITLE:	Size:
	DOC CTRL CHK:	Talon Integrated POG	11×17
	MFG CTRL CHK:	Memory and Test Interface	
	UA CHK:	REV: Drawing Number: Page: 1.0 8488888x88 3	
	wlen01	Tuesday, February 26, 2002	6:15:09 pm

		4	
413A	Engineer: Ed Naddeo Drawn by:	A MOTOROLA	INC.
	R&D CHK:	TITLE: Talon Integrated	Size: 11x17
	MFG CTRL CHK:	POG DSP Interface	
	QA CHK:	REV: Drawing Number: Page: 1.0 8488888x88 4	Of: 4
	Changed by: wlen01	Date: Tuesday, February 26, 2002	Time: 6:16:44 pm

			4	
1	413A	Engineer: Ed Naddeo Drawn by: Ed Naddeo	(A) MOTOROLA	INC.
	R&D CHK: DOC CTRL CHK: MFG CTRL CHK:	R&D CHK: Doc ctrl chk: MFG ctrl chk:	TITLE: Talon Integrated POG Power	Size: 11x17
		QA CHK:	REV: Drawing Number: Page: 1 84888888x88 1	Of:
		Changed by: wlen01	Date: Tuesday, February 26, 2002	Тіме: 2:56:17 рм
	3			
27 JF	C1017 C1017 C10F			

				5		
I	413A Dre	jineer: d Naddeo awn by: d Naddeo		MOTOR	OLA	INC.
	R&I DOC MFC	C CTRL CHK:	TITLE :	Talon Integrated Flash Memory		Size: 11x21
	QA Cha Cha	CHK: anged by: ~is Pipe	REV: 0.1 Da ^r Monday,	Drawing Number: te: May 6, 2002	Page:	Of: 1 Time: 9:32:29 a

2	3
---	---

4					
413A	Engineer: Ed Naddeo Drawn by: Ed Naddeo		MOTOROLA	INC.	
	R&D CHK: DOC CTRL CHK:	TITLE :	Talon Integrated 4Mx16 SDRAM	Size: 11x17	
	QA CHK:	REV:)rawing Number: Page	: Of:	
	Changed by:	Dat	14888888888888888888888888888888888888	Time:	
	wtenot	Friday,	Mar'ch I, 2002	3:37:06 pm	

		4		
1 1 2 4	Engineer: Ed Naddeo			
T I S A	Drawn by: Ed Naddeo		MOIOROLA	UNC.
	R&D CHK:	TITLE:	Talon Integrated	Size:
	DOC CTRL CHK:		Embedded SD Flash	
	MFG CTRL CHK:			
	QA CHK:	REV: [1.0 8	Drawing Number: Page: 148888888888	Of: 1
	Changed by:	Dat	Се¦ Ман 3 2002	Time:

7		8		
	Engineer: J. Abe Keane Drawn by: J. Abe Keane	A MOTOROLA	INC.	
	R&D CHK: DOC CTRL CHK:	TITLE: TALON Integrated GPS Block	Size:	
	MFG CTRL CHK: QA CHK:	SiRFStarIIe/LP Schematic REV: Drawing Number: Page:	Of:	
	Changed by: J. Abe Keane	Date: Monday, September 11, 2001	Time: 10:21:35 am	А
RAM				
SPS)				
3 003 00K 2 2				
I				
				В
08 — C6009 — uF — 0.1uF —				
GND_RF				
				С
				D
Т				
ND				
				E
7		<u> </u>		
1		8		

4	5	6

7				8		
	Engine Jenni Drawn Jenni R&D CH	l er: fer Seymour by: fer Seymour K:		OROLA	INC. Size:	
	DOC CT MFG CT QA CHK	RL CHK: RL CHK:	TALON In Falcon Camer REV: Drawing Nu	tegrated ma	Of:	
	Change Jennife	d by: er Seymour	Date: Friday, November 9,	2001	1 Time: 10:21:35 am	A
ŕ						
5 900						
900 900 900 900 900 900						
900 900 900 900 900						
Molex 54722-0308						R
900 900 900 900 900 900						
900 900 900 900 900						
900 900 900 900 900						
00 00 00 00 00						
						С
						D
						E
		1				
7				8		

Parts List

Introduction

Motorola maintains a parts office staffed to process parts orders, identify part numbers, and otherwise assist in the maintenance and repair of Motorola Cellular products.

Orders for all parts listed in this document should be directed to the following Motorola International Logistics Department:

To order parts please use the following link:

https://wissc.motorola.com/wissc_root/main/BrowserOK.html (Password is Required)

For information on ordering parts please contact EMEA at +49 461 803 1638.

When ordering replacement parts or equipment information, the complete identification number should be included. This applies to all components, kits, and chassis.

If the component part number is not known, the order should include the number of the chassis or kit of which it is a part, and sufficient description of the desired component to identify it.

Electrical Parts List

The following table lists the electrical parts list for the A835 UMTS/GSM handset.

Table 11. Electrical Parts List

Reference Number	Part Number	Description
C003	2113743N22	CAP. 6.8pF
C050	2409377M11	IDCTR. 39nH
C052	2409377M02	IDCTR. 3.9nH
C054DNP	2113743N50	CAP, 100pF
C061	2113743N26	CAP, 10pF
C062	2113743N37	CAP, 30pF
C063	2113743N26	CAP, 10pF
C064	2113743N26	CAP, 10pF
C065	2113743N26	CAP, 10pF
C066	2113743N26	CAP, 10pF
C101	2113928P04	CAP, 1.0uF
C102	2113928P04	CAP, 1.0uF
C103	2113928P04	CAP, 1.0uF
C104	2113743L17	CAP, 1000pF
C105	2113743L17	CAP, 1000pF
C106	2113928N01	CAP, 0.1uF
C107	2113743N28	CAP, 12pF
C1029DNP	2113743M24	CAP, 0.1uF
C110	2113928C04	CAP, 4.7uF
C112	2113928P04	CAP, 1.0uF
C113	2113928P04	CAP, 1.0uF
C114	2113928P04	CAP, 1.0uF
C115	2113743L17	CAP, 1000pF
C116	2113928N01	CAP, 0.1uF
C117	2113928N01	CAP, 0.1uF
C118	2113928C04	CAP, 4.7uF
C119	2113928N01	CAP, 0.1uF
C120	2113928N01	CAP, 0.1uF
C121	2113928N01	CAP, 0.1uF
C122	2113928N01	CAP, 0.1uF
C123	2113928N01	CAP, 0.1uF
C124	2113928N01	CAP, 0.1uF
C125	2113928C04	CAP, 4.7uF
C126	2113928C04	CAP, 4.7uF
C127	2113928N01	CAP, 0.1uF
C128	2113928C04	CAP, 4.7uF
C130	2113928N01	CAP, 0.1uF
C131	2113743L41	CAP, .01uF

Reference Number	Part Number	Description
Reference Number C132 C133 C140 C141 C156 C157 C200 C201 C202 C203 C204 C205 C206 C211 C213 C214 C205 C206 C211 C213 C214 C215 C216 C217 C218 C212DNP C220 C221 C297 C300 C301 C302 C303 C306	Part Number 2113743L41 2113743L17 2113743L17 2113743L21 2113743L21 2113743N34 2113743N34 2113743N34 2113743N34 2113743N34 2113743N34 2113743N34 2113743N4 2113743N09 2113743N50 2113743N50 2113743N50 2113743L17 2113743L41 2113743L41 2113743L41 2113743L41 2113743L43 2113743L43 2113743L41 2113743L48 2113743L25 2113743L17 2113743L17 2113743L17 2113743L41 2113743N26 2113947E01 2113743N26 2113743N26 2113743N26 2113743N26 2113743N26 2113743N26 2113743N26 2113743N26 2113743N26 21	Description CAP, 01uF CAP, 1000pF CAP, 033uF CAP, 1500pF CAP, 22pF CAP, 22pF CAP, 10uF CAP, 22pF CAP, 10pF CAP, 10pF CAP, 100pF CAP, 100pF CAP, 100pF CAP, 100pF CAP, 100pF CAP, 100pF CAP, 01uF CAP, 100pF CAP, 01uF CAP, 01uF CAP, 01uF CAP, 01uF CAP, 01uF CAP, 00pF CAP, 10pF CAP, 01uF CAP, 10pF CAP, 100pF CAP, 10pF CAP, 10pF <
C297 C300 C301 C302 C303 C306 C309 C311	2113947E01 2113743L41 2113743N26 2113743N26 2113743N26 2113743N18 2113743L41 2113743L41 2113743L17	CAP, .01uF CAP, .01uF CAP, 10pF CAP, 10pF CAP, 10pF CAP, 4.7pF CAP, .01uF CAP, 1000pF
C312 C313 C317 C360 C361 C3960DNP C413 C4105DNP C420 C421 C422 C425 C4202DNP	2113743N50 2113743L41 2113743L41 2113743L41 2113743L35 2113743N28 2113743N38 2113743N30 2113743N30 2113743L41 2113743G26 2113743N28 2113743L13	CAP, 100pF CAP, .01uF CAP, 100pF CAP, .01uF CAP, .01uF CAP, 5600pF CAP, 12pF CAP, 33pF CAP, 15pF CAP, .01uF CAP, .01uF CAP, 4.7uF CAP, 12pF

Reference Number	Part Number	Description
C4303DNP	2113743N38	CAP, 33pF
C4307DNP	2113743N38	CAP, 33pF
C4352DNP	2113743N38	CAP, 33pF
C4389DNP	2113928P04	CAP, 1.0uF
C441	2113743L41	CAP, .01uF
C444	2113743L41	CAP, .01uF
C445	2113743N50	CAP, 100pF
C448	2113743N26	CAP, 10pF
C449	2113743L41	CAP, .01uF
C4402DNP	2113743N26	CAP, 10pF
C442DNP	2113743N50	CAP, 100pF
C443DNP	2113743N50	CAP, 100pF
C450	2113743N30	CAP, 15pF
0452	2113743N30	
C455	2113743L09	
C462	2113743N30	
C502	21137431014	
C503	2113743LU1	
C504	2113743L13	
C505	2113741F43	
C506	2113743L41	
C507	21137431130	
	2113743000	
C500DINF	21127431101	
C510	2113028003	
C513	21137/31/1	
C514	2113743241	
C515	2113743141	
C516	2113028003	
C517	21137431 17	
C518	2113947E01	
C512DNP	2113743N16	$C\Delta P = 3 \ \Omega n F$
C520	2113928C04	
C521	2113928C04	CAP 4 70F
C522	2113928C04	CAP 4 70F
C523	2113928C04	CAP 4 7uF
C524	2113743N34	CAP. 22pF
C525	2113743N28	CAP. 12pF
C526	2113743N32	CAP. 18pF
C527	2113743N32	CAP. 18pF
C528	2113743N37	CAP. 30pF
C534	2113743N34	CAP. 22pF
C535	2113743L17	CAP. 1000pF
		/ ···

Reference Number	Part Number	Description
C536	2113743L41	CAP, .01uF
C537	2113928C04	CAP, 4.7uF
C538	2113928P04	CAP, 1.0uF
C539	2113743L41	CAP, .01uF
C5300DNP	2113743F18	CAP, 2.2uF
C5301DNP	2113928E03	CAP, 2.2uF
C5302DNP	2113743F18	CAP, 2.2uF
C540	2113743L41	CAP, .01uF
C541	2113743L41	
C543	2113928P04	
C545	2113928P04	CAP, 1.00F
C540	2113920P04	CAP, 1.00F
C555	2112743L01	
C556	2113743L05	
C5501DNP	2113743203	
C5502DNP	2113743120	
C550DNP	21137431420	
C551DNP	2113743N42	CAP 47nF
C552DNP	2113743N42	CAP 47nF
C570	2113743M24	CAP 0 1µF
C571	2113743N50	CAP 100pF
C572	2113743L19	CAP. 1200pF
C573	0888600M19	CAP. 3300pF
C576	2113743L05	CAP. 330pF
C577	2113743N28	CAP, 12pF
C578	2113743N28	CAP, 12pF
C579	2113743N37	CAP, 30pF
C580	2113743M24	CAP, 0.1uF
C581	2113743N37	CAP, 30pF
C582	2113743N09	CAP, 2pF
C583	2113743N17	CAP, 4.3pF
C600	2113743N34	CAP, 22pF
C601	2113743N13	CAP, 3pF
C602	2113743L41	CAP, .01uF
C604	2113743L05	CAP, 330pF
C605	2113743L05	CAP, 330pF
C606	2113743N54	CAP, 150pF
0007	2113/43L05	CAP, 330pF
0008	2113743L05	
	2113/43N54	
	2113/43NU9	
C615	2311049A70	
015	21137431130	ο ΑΓ, 27 μΓ

Reference Number	Part Number	Description
C6102DNP	21137431138	
COTUSDINE	2112743030	
C678	2113743030	
C679	2113743N36	
C680	2113743N36	
C681	2113743N36	$C\Delta P 27 n F$
C682	2113743N36	CAP 27 pF
C684	2113928C03	CAP 1 OUE
C685	2113743L41	CAP 01uF
C686	2113928C03	CAP 1 OUF
C800	0662057M01	RES. 0
C801	2113743N28	CAP. 12pF
C807	2113743N37	CAP. 30pF
C849	2113743N28	CAP. 12pF
C850	2113743N28	CAP, 12pF
C851	2113743N38	CAP, 33pF
C852	2113743N32	CAP, 18pF
C860	2113743E20	CAP, 0.1uF
C861	2113743N26	CAP, 10pF
C862	2113743E20	CAP, 0.1uF
C863	2113743N26	CAP, 10pF
C864	2113743G26	CAP, 4.7uF
C865	2113743E20	CAP, 0.1uF
C866	2113743E20	CAP, 0.1uF
C867	2113743N30	CAP, 15pF
C868	2113743N30	CAP, 15pF
C1001	2113947H01	CAP, 0.1uF
C1002	2113947H01	CAP, 0.1uF
C1003	2113947H01	CAP, 0.1uF
C1004	2113947H01	CAP, 0.1uF
C1005	2113947H01	CAP, 0.1uF
C1006	2113743M24	CAP, 0.1uF
C1007	2113743M24	CAP, 0.1uF
C1008	2113947H01	CAP, 0.1uF
C1011	2113947H01	CAP, 0.1uF
C1012	2113743M24	CAP, 0.1uF
C1013	2113743M24	CAP, 0.1uF
C1014	2113743M24	CAP, 0.1uF
C1016	2113947H01	CAP, 0.1uF
C1017	2113947H01	CAP, 0.1uF
C1019	2113743M24	CAP, 0.1uF
C1021	2113743M24	CAP, 0.1uF
C1022	2113743M24	CAP, 0.1uF

Reference Number	Part Number	Description
C1024	2113743M24	CAP, 0.1uF
C1025	2113743M24	CAP, 0.1uF
C1027	2113947H01	CAP, 0.1uF
C1028	2113743M24	CAP, 0.1uF
C1030	2113743M24	CAP, 0.1uF
C1033	2113743M24	CAP, 0.1uF
C1036	2113947H01	CAP, 0.1uF
C1038	2113743M24	CAP, 0.1uF
C1039	2113947H01	CAP, 0.1uF
C1040	2113743M24	CAP, 0.1uF
C1042	2113743M24	CAP, 0.1uF
C1045	2113947H01	CAP, 0.1uF
C1046	2113743M24	CAP, 0.1uF
C1047	2113743M24	CAP, 0.1uF
C1091	2113928P04	CAP, 1.0uF
C1300	2113743M24	CAP, 0.1uF
C1301	2113743M24	CAP, 0.1uF
C1302	2113743M24	CAP, 0.1uF
C1304	2113743M24	CAP, 0.1uF
C1305	2113743M24	CAP, 0.1uF
C1306	2113743M24	CAP, 0.1uF
C1307	2113743M24	CAP, 0.1uF
C1308	2113743M24	CAP, 0.1uF
C1309	2113743M24	CAP, 0.1uF
C1310	2113743M24	CAP, 0.1uF
C1402	2113743M24	
C1403	21137431/24	
C1404	211374310124	
C1405	211374310124	
C1406	211374310124	
C1500	21137431124	
C1501	2113/431124	
C2000	2107030101	
C3001	2113028012	
C3100	2113028012	
C3101	2113928012	
C3150	2113928004	
C3200	2113928C12	
C3200	2113928C12	
C3204	2113743 41	
C3205	2113928C04	
C3207	2113928C12	
C3208	2113743N42	CAP 47pF

Reference	Part	Description
Number	Number	· · · · · · · · · · · · · · · · · · ·
C3210	2113928C12	CAP. 10uF
C3212	2113928R03	CAP. 0.47uF
C3250	2113928C04	CAP. 4.7uF
C3300	2113928C04	CAP, 4.7uF
C3350	2113928C12	CAP, 10uF
C3400	2113928C12	CAP, 10uF
C3401	2113928C12	CAP, 10uF
C3402	2113743M24	CAP, 0.1uF
C3450	2113928C04	CAP, 4.7uF
C3500	2113928C12	CAP, 10uF
C3501	2113928C12	CAP, 10uF
C3550	2113928C04	CAP, 4.7uF
C3560	2113928C12	CAP, 10uF
C3561	2113928C12	CAP, 10uF
C3562	2113743M24	CAP, 0.1uF
C3600	2113928C04	CAP, 4.7uF
C3601	2113743M24	CAP, 0.1uF
C3650	2113928C04	CAP, 4.7uF
C3651	2113743M24	CAP, 0.1uF
C3652	2113947B05	CAP, 33pF
C3660	2113743M24	CAP, 0.1uF
C3661	2113743M24	CAP, 0.1uF
C3670	2113743M24	CAP, 0.1uF
C3673	2113743L41	CAP, .01uF
C3701	2113928C12	CAP, 10uF
C3702	2113928N01	CAP, 0.1uF
C3703	2113928C12	CAP, 10uF
C3704	2113743N26	CAP, 10pF
C3801	2113928C04	CAP, 4.7uF
C3850	2113928C04	CAP, 4.7uF
C3851	2113928C04	CAP, 4.7uF
C3950	2113928C04	CAP, 4.7uF
C3962	2113743M24	CAP, 0.1uF
03980	2113928C03	CAP, 1.0uF
03983	2113/43N30	CAP, 15pF
C3984	2113/43N30	CAP, 15pF
C4000	2113/43M24	
C4002	2113/43L21	
C4003	2113/43N38	CAP, 33pF
C4007	2TT3/43N38	
C4009	2113947805	
C4100	2113928P04	
04102	2113928P04	
C4160	2TT3743N38	CAP, 33pF

Reference Number	Part Number	Description
C4161	2113743N26	CAP. 10pF
C4198	2113743M24	CAP, 0.1uF
C4199	2113947H01	CAP, 0.1uF
C4200	2187893N01	CAP, 1.0uF
C4203	2113743N38	CAP, 33pF
C4204	2113743N38	CAP, 33pF
C4207	2113743N38	CAP, 33pF
C4208	2113947B05	CAP, 33pF
C4209	2113743N38	CAP, 33pF
C4210	2113928C04	CAP, 4.7uF
C4300	2113743N26	CAP, 10pF
C4304	2113947E01	CAP, .01uF
C4306	2311049A89	CAPP, 22uF
C4355	2113947B05	CAP, 33pF
C4356	2311049A89	CAPP, 22uF
C4390	2113743M24	CAP, 0.1uF
C4392	2113743N40	CAP, 39pF
C4393	2113743N40	CAP, 39pF
C4395	2113743M24	CAP, 0.1uF
C4400	2113928P04	CAP, 1.0uF
C4401	2113743M24	CAP, 0.1uF
C4500	2113743M24	CAP, 0.1uF
C4501	2113743N38	CAP, 33pF
C4502	2113928C04	CAP, 4.7uF
C4550	2113743L25	CAP, 2200pF
C4551	2113743L41	CAP, .01uF
C5000	2113743M24	CAP, 0.1uF
C5002	2113947B05	CAP, 33pF
C5004	2113743M24	CAP, 0.1uF
C5005	2113928P04	CAP, 1.0uF
C5007	2113743M24	CAP, 0.1uF
C5050	2113743/024	CAP, 0.1uF
C5051	2113928P04	
C5103	21137431138	
C5104	21137431138	
C5105	21137431138	
C5100	2112742100	CAR, JOHN
C5108	2113743N38	CAD 222E
C5100	2113743N38	CAD 332F
C5110	2113743N38	CAD 332F
C5111	2113743N38	CAD 33nE
C5112	2113743N38	CAD 33nE
C5113	2113743N38	CΔP 33nF

Reference Number	Part Number	Description
C5114	2113743N38	CAP, 33pF
C5115	2113743N38	CAP, 33pF
C5116	2113743L35	CAP, 5600pF
C5117	2113743L35	CAP, 5600pF
C5203	2113743N38	CAP, 33pF
C5204	2113743N38	CAP, 33pF
C5205	2113743N38	CAP, 33pF
C5208	2113743N38	CAP, 33pF
C5209	2113743N38	CAP, 33pF
C5250	2113743M24	CAP, 0.1uF
C5253	2113743M24	CAP, 0.1uF
C5255	2113743M24	CAP, 0.1uF
C5256	2113743M24	CAP, 0.1uF
C5303	2113928P04	CAP, 1.0uF
C5310	2113743N46	CAP, 68pF
C5311	2113743L25	CAP, 2200pF
C5401	2113743L41	CAP, .01uF
C5402	2113743M24	CAP, 0.1uF
C5405	2113743L41	CAP, .01uF
C5410	2113928C12	CAP, 10uF
C5412	2113928C12	CAP, 10uF
C5503	2113743N26	CAP, 10pF
C5505	2113743N26	CAP, 10pF
C5600	2113743L17	CAP, 1000pF
C5602	2187906N01	CAP, 4. /uF
C5700	2113743N38	CAP, 33pF
C6000	21137431/24	CAP, 0.1uF
C6001	21137431/24	
C6002	211374310124	CAP, 0.1UF
C6003	2113743F18	
C6004	211374310124	
C0005	2113743L41	
C6006	2113743L17	
C6007	21137431120	
C6008	211374310124	
C6010	21137431124	
C6010	2113743120	
C6012	21137431020	
C6012	2113743N01	
C6014	2113743N24	
C6015	21137431124	
C6019	2113928N01	
C6050	21137431 09	CAP 470nF

Reference Number	Part Number	Description
C6051	2113743M24	CAP, 0.1uF
C6054	2113743L09	CAP, 470pF
C6055	2113743L09	CAP, 470pF
C6056	2113743L09	CAP, 470pF
C6057	2113743F18	CAP, 2.2uF
C6061	2113743N42	CAP, 47pF
C6062	2113743L13	CAP, 680pF
C6063	2113743L41	CAP, .01uF
C6066	2113928P04	CAP, 1.0uF
C6067	2113743N03	CAP, 1pF
C6068	2113743N32	CAP, 18pF
C6069	2113743N32	CAP, 18pF
C6070	2113743L09	CAP, 470pF
C6073	2113743N52	CAP, 120pF
C6074	2113743N32	CAP, 18pF
C6075	2113743L09	CAP, 470pF
C6076	2113743L09	CAP, 470pF
C6100	2113743L01	CAP, 220pF
C6101	2113928C12	CAP, 10uF
C6105	2113743M24	CAP, 0.1uF
C7501	2113928N01	CAP, 0.1uF
C7502	2113928N01	CAP, 0.1uF
C7503	2113928N01	CAP, 0.1uF
C7504	2113947H01	CAP, 0.1uF
C7506	2113928N01	CAP, 0.1uF
C7507	2113928N01	CAP, 0.1uF
C7508	2113928N01	CAP, 0.1uF
C7509	2113928N01	CAP, 0.1uF
C7510	2113928N01	CAP, 0.1uF
C7511	2113928N01	CAP, 0.1uF
C7512	2113928N01	CAP, 0.1uF
C7513DNP	2113928N01	CAP, 0.1uF
C7900	2113928C12	CAP, 10uF
C/914	2113928N01	CAP, 0.1uF
C7915	2113928N01	CAP, 0.1uF
C7917	2113743N30	CAP, 15pF
07918	2113743N30	
C/919	2113743N30	
07922	2113/43142	
07923	2113/43/142	
07925	2113743N40	
07920	∠113/43N4U	
C7029	21137431130	
0/928	2113/431130	CAP, 21pr

Table 11.	Electrical Parts	SList - cont'd

Reference Number	Part Number	Description
C7932	2113928C03	CAP, 1.0uF
C7933	2113743M24	CAP, 0.1uF
C7934	2113928C12	CAP, 10uF
07935	2113928E03	
C7938	21137431130	
C7939	21070931101	
	21137431120	
C901DNP	2113743142	
C903DNP	2113743N42	CAP 47nF
CR3000	4809924D18	BB520S-30
CR3100	4809653F02	MBRM120T3
CR3960	4809653F02	MBRM120T3
CR3961	4809653F02	MBRM120T3
CR5401	4809948D42	RB751V40
CR7500	4809606E08	RB715F
D5000	4809948D42	RB751V40
D852DNP	4809496B11	QSMG-H799
E100	SHORT_RES0402	SHORT
E101	SHORT_RES0402	SHORT
E102	SHORT_RES0402	SHORT
E103	SHORT_RES0402	SHORT
E901	SHORI_RES0402	SHORT
FL001	4889695L12	ASM3201B
FL002	9109674L20	
FL003	9109074221	
FL 401	9109239M16	SAF1G95KB0
FI 404	5888234M01	34M01
FL500	9188695K04	95K04
FL510	4889767N01	FLTR
FL800	9109674L17	74L17
FL4000	4889526L03	FLTR
FL4300	4889526L04	FLTR
FL6050	9109239M26	855969
FL6051	9185223E01	DFM2R1575
J4100	5085600J02	SPKR
J4300	0904136G01	CONN_J
J5000	0987636K05	CONN_J
J5100	00979171/05	
JJ200	090701/000	
15500	300301502	
15501	3909301502	CONTACT

Reference Number	Part Number	Description
Itumber		
J7900	0987817K05	CONN_J
L002	2409154M09	IDCTR, 4.7nH
L051DNP	2409377M03	IDCTR, 6.8nH
L062	2409154M66	IDCTR, 18.0nH
L064	2409154M66	IDCTR, 18.0nH
L200	2409377M07	IDCTR, 18nH
L297	2409377M16	IDCTR, 82nH
L298	2409377M16	IDCTR, 82nH
	24091541/059	
L301DNP	24091541030	
L310	240915410101	
L300	2402507 Q59	
1564	2402507 059	
1570	2409154M99	IDCTR, 10.0111
1572	2409154M68	IDCTR 27 0pH
1578	2409154M59	IDCTR 4 7nH
L579	2409154M59	IDCTR 4 7nH
L580	2113743N09	CAP. 2pF
L583	2113743N22	CAP. 6.8pF
L615	2409377M03	IDCTR, 6.8nH
L801	2409154M61	IDCTR, 6.8nH
L805	2409154M67	IDCTR, 22.0nH
L806	2409154M12	IDCTR, 8.2nH
L3000	2588866L14	IDCTR, 47uH
L3100	2487659M11	IDCTR, 47uH
L3206	2588866L05	IDCTR, 2.2uH
L4006	2409154M18	IDCTR, 27.0nH
L4007	2409154M18	IDCTR, 27.0nH
L4399	2409646M13	IDCTR, 39nH
L4400	2409646M13	IDCTR, 39nH
	24091541030	
L0310	2009320LU2	
15602	240913410122	
	2/0015/1000	
1 6002	2113743N09	CAP 2nF
L 6001DNP	2488289M26	IDCTR 120nH
L6050	2409154M07	IDCTR 3.3nH
L6051	2409646M87	IDCTR. 33nH
L6052	2409154M10	IDCTR. 5.6nH
L6054	2409154M13	IDCTR, 10.0nH
L7500	0660076S01	RES, 0
L7501	2409154M48	IDCTR, 100nH

L7920 2409154M18 IDCTR, 27.0nH M001 0987378K01 CONTACT M002 3989868N01 CONTACT M003 3989868N01 CONTACT M5200 3988904N01 CONTACT M5201 3988904N01 CONTACT M5400 0985888K01 SOCKET M5700 5962882K02 MOTOR M7900 0989668N01 SHIELD 0130 4809579E24 2SJ347 Q3700DNP 48096779E24 2SJ347 Q3701DNP 48096779E24 2SJ347 Q3701DNP 48096779E34 DTA114YE Q500 4809579E48 FDC6304P Q3301 4809579E48 FDC6306P Q902 4809579E35 FDC6301N Q3310 4809579E35 FDC6301N Q3310 4809579E35 FDC6301N Q3320 480967E04 2SB1132 Q3361 4809807E04 2SB1132 Q3361 4809807E42 SI8401DB Q3960	Reference Number	Part Number	Description
R061 0662057M01 RES, 0 R063 0662057M01 RES, 0	Number L7920 M001 M002 M003 M5200 M5201 M5201 M5700 M6050 M7900 M7902 Q130 Q3700DNP Q3701DNP Q401 Q500 Q510 Q901 Q902 Q906 Q3301 Q3302 Q3310 Q3403 Q3502 Q3610 Q3963 Q3964 Q3965 Q3967 Q4301 Q5001 Q5310 Q5401 Q6001 Q5401 Q6001 Q5401 Q6001 Q5401 Q601 Q5401 Q601 Q5401 Q505 R061 R063	Number 2409154M18 0987378K01 3989868N01 3989868N01 3989868N01 3988904N01 3988904N01 0985888K01 596282K02 0987378K01 0989668N01 0989668N01 0989668N01 0989668N01 0989668N01 0989668N01 4809579E42 4809607E02 4809607E02 4809607E02 4809579E58 4809579E58 4809579E35 4809579E35 4809579E35 4809579E35 4809579E35 4809607E04 4809607E04 4809607E04 4809607E04 4809607E04 4809807C42 4862830F01 4809392C39 4809579E24 5109817F58 4809579E50 4809579E58 4809579E58 4809579E58 2409154M66 0662057	IDCTR, 27.0nH SWITCH CONTACT CONTACT CONTACT CONTACT SOCKET MOTOR SWITCH SHIELD 2SJ347 FDG6304P 2SA1774 DTA114YE TN0200T SI8401DB FDG6332C FDC6306P EMB10 FDG6301N FDG6301N SI8401DB 2SB1132 2SB1132 2SB1132 2SB1132 2SB1132 2SB1132 2SB1132 SI8401DB
Reference Number	Part Number	Description	
--	---	--	
Reference Number R066 R106 R107 R1019DNP R1040DNP R130 R131 R132 R133 R140 R162 R200 R201 R202 R203 R204 R205 R206 R207 R208 R220 R221 R222 R203 R204 R205 R206 R207 R208 R220 R221 R222 R223 R224 R225 R226 R227 R228 R300 R302 R303 R319 R320 R321 R322 R323 R3205 <t< td=""><td>Number 0662057M01 SHORT_RES0402 SHORT_RES0402 0662057M01 0662057M01 0662057M01 0662057M01 0662057M01 0662057M09 0662057N09 0662057N09 SHORT_RES0402 0662057N04 SHORT_RES0402 0662057V04 SHORT_RES0402 SHORT_RES0402</td><td>RES, 0 SHORT SHORT RES, 0 RES, 0 RES, 0 RES, 1K RES, 27K RES, 27K SHORT RES, 330 SHORT RES, 12K SHORT</td></t<>	Number 0662057M01 SHORT_RES0402 SHORT_RES0402 0662057M01 0662057M01 0662057M01 0662057M01 0662057M01 0662057M09 0662057N09 0662057N09 SHORT_RES0402 0662057N04 SHORT_RES0402 0662057V04 SHORT_RES0402 SHORT_RES0402	RES, 0 SHORT SHORT RES, 0 RES, 0 RES, 0 RES, 1K RES, 27K RES, 27K SHORT RES, 330 SHORT RES, 12K SHORT	
R333 R337 R338	SHORT_RES0402 SHORT_RES0402 SHORT_RES0402	SHORT SHORT SHORT	

Table 11. Electrical Parts List - cont'd

Table 11. Electrical Parts List - cont'd

Reference Number	Part Number	Description
Reference Number R820 R821 R901 R902 R903 R904 R912 R975 R976 R977 R1010 R1011 R1022 R1041 R1042 R1043 R10447 R1042 R1043 R10447 R1050 R1300 R1301 R1302 R1303 R1305 R1400 R1501 R3000 R3001 R3001 R3001	Part Number 0662057U63 SHORT_RES0402 0662057M98 0662057M98 0662057M98 0662057M98 0662057M98 0662057M15 0662057M01 0662057M03 0662057M04 0662057M05 0662057M01 0662057M01 0662057M01 0662057M03 0662057M04 0662057M05 0662057M07 0662057M08 0662057M01 0662057M01 0662057M01 0662057M01 0662057M01 0662057M01 0662057M01 0662057M03 0662057M04 0662057M05 SHORT_RES0402 0662057M98 0662057M98	Description RES, 300 SHORT RES, 10K RES, 10K RES, 10K RES, 10K RES, 47K RES, 0 RES, 0 RES, 0 SHORT SHORT SHORT RES, 0 RES, 0 RES, 0 RES, 100K RES, 100K RES, 100K RES, 100K RES, 100K RES, 100K RES, 0 SHORT RES, 10K RES, 10K RES, 75K RES, 0.1 SHORT SHORT SHORT SHORT SHORT SHORT
R3001 R3103 R3153 R3203 R3204 R3208 R3210	SHORT_RES0402 SHORT_RES0402 SHORT_RES0402 SHORT_RES0402 SHORT_RES0402 SHORT_RES0402 SHORT_RES0402 0662057V40	SHORT SHORT SHORT SHORT SHORT SHORT RES, 240K
R3211 R3212 R3251 R3301 R3310 R3350 R3402 R3403	0662057V31 0662057M50 SHORT_RES0402 SHORT_RES0402 SHORT_RES0402 SHORT_RES0402 SHORT_RES0402 0687874L02	RES, 140K RES, 100 SHORT SHORT SHORT SHORT SHORT RES, 0.1

Table 11. Electrical Parts List - cont'd

Table 11. Electrical Parts List - cont'd

Reference	Part	Description
Number	Number	
R3404	SHORT_RES0402	SHORT
R3451	SHORT_RES0402	SHORI
R3503	SHOR1_RES0402	SHORT
R3004	0087874LU2	RES, U.1
R3003		
R3004 R2560		
R3561	068787/1 02	
R3601	SHORT RES0402	SHORT
R3650	0662057M78	RES 15K
R3651	0662057M36	RES 27
R3652	0662057M36	RES 27
R3653	SHORT RES0402	SHORT
R3654	0662057M98	RES. 10K
R3660	0662057N23	RES. 100K
R3661	0662057N21	RES, 82K
R3662DNP	0662057M01	RES, 0
R3670	0662057N23	RES, 100K
R3673	0662057N23	RES, 100K
R3672DNP	0662057M01	RES, 0
R3701	SHORT_RES0402	SHORT
R3702	0662057V02	RES, 10K
R3703	0662057U98	RES, 7.5K
R3704	0662057M01	RES, 0
R3705DNP	0662057M01	RES, 0
R3706DNP	0662057M01	RES, 0
R3707DNP	0662057M98	RES, 10K
R3708DNP	0662057M98	RES, 10K
R3801	SHORT_RES0402	SHORT
R3850	SHORI_RES0402	SHORT
R3851	SHORI_RES0402	SHORT
R3950		RES, 1K
R3951 R3951	SHORT_RES0402	SHORT
R3900 R2061	06070741.04	
R3901	066205714201	REO, 0.24
R3963	0662057N30	RES 200K
R3964	SHORT RES0402	SHORT
R3965	SHORT RES0402	SHORT
R3966	0662057M98	RES 10K
R3967	0662057M98	RES. 10K
R3968	0662057N30	RES. 200K
R3970	SHORT RES0402	SHORT
R4008	0662057M34	RES, 22
		·

Reference Number	Part Number	Description
R4009 R4010	0662057M34 0662057N39	RES, 22 RES, 470K
R4011	0662057N39	RES, 470K
R4012	0662057N47	RES, 1MEG
R4103	0662057M90	RES, 4.7K
R4104	0662057108	RES, 560
R4200	06620571003	RES, 15K
R430DNP	0662057M01	RES, ZZR
R4392	0662057M68	RES 560
R4393	0609591M37	RESNET. 10K
R4396	0662057M90	RES, 4.7K
R4397	0662057N39	RES, 470K
R4398	0662057N15	RES, 47K
R4400	0662057M50	RES, 100
R4401	0662057M74	RES, 1K
R4550	0662057N06	RES, 20K
R5000	0662057N23	RES, 100K
R5001	0662057N15	RES, 4/K
R5010DNP R5050	06620571/101	RES, U DES ATK
R5052	0662057N33	RES, 47R
R5053	0662057M86	RES 3 3K
R5100	0662057M01	RES. 0
R5101DNP	0662057M01	RES, 0
R5201	SHORT_RES0402	SHORT
R5202	SHORT_RES0402	SHORT
R5291	SHORT_RES0402	SHORT
R5293	0662057M98	RES, 10K
R5294	0662057N23	RES, 100K
R5300	SHORI_RES0402	SHORT
R5302	0662057M01	RES, 0
R0300 R5307	0662057N21	
R5301DNP	0662057M01	RES 0
R5305DNP	0662057M01	RES 0
R5310	0662057N23	RES. 100K
R5312	0662057N23	RES, 100K
R5315DNP	0662057M01	RES, 0
R5317DNP	0662057N23	RES, 100K
R5401	0662057M90	RES, 4.7K
R5402	0662057M50	RES, 100
R5403	0662057N13	RES, 39K
K5404	06620571098	RES, 10K

Table 11. Electrical Parts List - cont'd

Table 11. Electrical Parts List - cont'd

Reference Number	Part Number	Description
R5405	0662057N39	RES, 470K
R5406DNP	0662057M01	RES, 0
R5480	0662057M98	RES, 10K
R5481	0662057V11	RES, 22K
R5482	0662057V43	RES, 330K
R5501	0662057M92	RES, 5.6K
R5502	0662057M01	RES, 0
R5503	0662057M50	RES, 100
R5504	0662057M01	RES, 0
R5600	0662057M96	RES, 8.2K
R5601	0662057N23	RES, 100K
R5602	0662057M01	RES, 0
R5604	0662057M96	RES, 8.2K
R5605	SHORT_RES0402	SHORT
R5606	0662057N37	RES, 390K
R5607	2409154M10	IDCTR, 5.6nH
R5603DNP	0662057M01	RES, 0
R6001	0662057M46	RES, 68
R6002 R6003 R6004	0609591M49 0609591M49 0662057M82	RES, 50 RESNET, 100K RESNET, 100K RES, 2.2K
R6005	SHORT_RES0402	SHORT
R6006	SHORT_RES0402	SHORT
R6007	0662057N23	RES, 100K
R6008DNP	0662057M74	RES, 1K
R6012 R6051 R6100 R6103	0662057N23 0662057M94 0662057N23 0600591M49	RES, 100K RES, 6.8K RES, 100K
R7508	0662057M98	RES, 10K
R7501DNP	0662057M01	RES, 0
R7509DNP	0662057M01	RES, 0
R7510	0662057M01	RES, 0
R7513	0662057M01	RES, 0
R7511DNP	0662057M01	RES, 0
R7576	SHORT_RES0402	SHORT
R7901	0662057M98	RES, 10K
R7902	0609591M25	RESNET, 1K
R7904	0662057M38	RES, 33
R7932 R7933 R7936	0662057M74 0662057M74 0662057M74 0662057N21	RES, 10K RES, 1K RES, 1K RES, 82K
R7940	0662057M46	RES, 68

Reference Number	Part Number	Description
R7941	0662057M46	RES, 68
R7942	0662057M46	RES, 00 RES 68
R7944	0662057M46	RES 68
R7945	0662057M46	RES. 68
R7946	0662057M46	RES, 68
R7947	0662057M46	RES, 68
R7948	0662057M46	RES, 68
R815DNP	0662057M98	RES, 10K
R816DNP	0662057M64	RES, 390
R817DNP	0662057M89	RES, 4.3K
S1	4087635K01	SWITCH
S2	4087635K01	SWITCH
S3	4087635K01	SWITCH
SH01	2688097N01	SHIELD
SH02	2688098N03	SHIELD
SH03	2688099N01	SHIELD
SH04	2688100N01	SHIELD
SH05	2688101N01	SHIELD
SH06	2688102N01	SHIELD
SH07	2688103N01	SHIELD
SH08	2688104N02	SHIELD
SH09	2688105N01	SHIELD
SH10	2688106N01	SHIELD
SH11	2688107N03	SHIELD
SH12	2688108N03	SHIELD
SH13	2688109N03	SHIELD
SH14	2688110IN03	SHIELD
SH15	26881111NU1	SHIELD
SH10 SH5200		SHIELD
SH5200	PT20LVLAUT	SHIELD
SH5201		
3F13202	F120LVLAU1 5990025NI01	
T600	5885040K08	
T601	58859/9K00	HHM1409
T602	5885949K05	HHM1525
TP1000	TPSM1_016	TEST POINT
TP1005	TPSM1_016	TEST POINT
TP 4GH7 TRAP I	TPSM0_65SQ	TEST POINT
U101	5188450M11	50M11
U1000	5199149J02	DSPIO
U1019	5109522E14	TC7S32F
U1018DNP	5109522E90	NC7SP125

Table 11. Electrical Parts List - cont'd

Reference Number	Part Number	Description
U200	5109817F72	MAX2395
U300	5109817F73	MAX2396
U400	5109908K55	PA2001_5W
U406	5109768D08	LM20
U407	5187970L13	DD02-92
U500	5188450M05	50M05
U510	5109522E63	NC7WZ04
U1020	5109522E82	NC7SB3157
U1046	5109522E84	NC7WZ17
U1300	5109022204	28F640W18
U1310	5199146J01	28F640W18
U1400	5109509A55	K4M64163
U1500	5187482N06	SDBT2FCH-512
U3000	5188450M06	50M06
U3200	5109512F48	LP2985
U3206	5187970L31	LTC3406
U3210	5113837M37	NL17SZ04
U3650 U3651 U3660 U3670 U3700 U3960 U5000 U5001	5164751E01 5109522E90 5186311J23 5186311J23 5109512F46 5109512F51 4889526L01 4889526L01	MC74VHC1GT50 NC7SP125 NC7SZ126 ILC7081 NCP304 CSPEMI-306 CSPEMI-307
U5010	5109522E82	NC7SB3157
U5011	5109522E82	NC7SB3157
U5210	5113837A30	NLSF1174
U5211	5113837A30	NLSF1174
U5220	5113837M32	NL27WZ00
U5240	5113837M31	NL17SZ74
U5240	5185353D23	LM2665
U5301DNP U5302DNP U570 U580 U625 U625 U626 U800 U801 U801 U900	5113837M35 5109522E14 4809283D97 5885924L15 5109940K41 5185353D14 5109908K74 5885811G11 5109522E83	TC7W32FK TC7S32F 83D97 RAC10-1A-E LIFE_30PIN LP3985 08K74 DD05-EN722 NC7SZ11
U5310	5186569G04	D371A
U5600	4889695L14	95L14
U6000	5109841C70	GSP2E

Table 11. Electrical Parts List - cont'd

Reference Number	Part Number	Description
U6001 U6002 U6004 U6050 U6051 U6100 U7500 U7510 U7510 U7511 U7513DNP U7540 VR4300 VR5005 VR5100 VR5101 VR7505 VR7507 VR7508 VR7507 VR7508 VR7509 VR7510 VS4200 VS4201 VS4200 VS4201 VS502 VS5402 VS5402 VS5405 VS5400DNP VS5401DNP Y130 Y500 Y3982 Y6050	5199342A01 5109522E17 5109522E53 5187970L16 5105739X12 5162852A33 5162852A58 5162852A58 5162852A58 5162852A58 5162852A58 5162852A58 5162852A58 5162852A58 5164751E01 4809948D44 4809948D44 4809948D44 4809948D44 4809948D44 4809948D44 4809948D44 4809788E06 480978E06 480978E06 480978E06 480978E06 480978E06 480978E06 480978E06 480978E06 480978E06 480978E06	GT28F800B TC7S00FU NC7SZ125 GRF2L LP BGA428 HSDL3202 MC30200 NLAS44599 TC7S86FU MC74VHC1GT50 CSPESD304 MMSZ5246B MMBZ6V8ALT1 TPS852 CSPESD304 CSPESD304 CSPESD304 CSPESD304 CSPESD304 UDZTE-176.8B

Table 11. Electrical Parts List - cont'd

Parts List